

INPUT PROTECTION


2026-03-07

VARIANT: RELEASED


REV 1.0.0+ (Unreleased)

PAGE	INDEX	PAGE	INDEX	PAGE	INDEX	PAGE	INDEX
1	Cover Page	11		21		31	
2	ARCHITECTURE	12		22		32	
3	1. INTERCONNECTS	13		23		33	
4	2. POLARITY PROTECTION	14		24		34	
5	3. SENSING	15		25		35	
6	4. POWER	16		26		36	
7	5. COMPARATOR	17		27		37	
8	6. PASS ELEMENT	18		28		38	
9	9. MISCELLANEOUS	19		29		39	
10	REVISION HISTORY	20		30		40	

TOP VIEW



BOTTOM VIEW



NOTES

COMMENT

NOT FITTED COMPONENTS MARKED AS X

DRAFT – EARLY STAGE SCHEMATIC CAPTURE
PRELIMINARY – LATE STAGE SCHEMATIC CAPTURE
CHECKED – PCB LAYOUT CHECKED, CONTACT ENGINEER IF MISTAKE FOUND
RELEASED – READY FOR PRODUCTION

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for cautionary design notes.

DESIGN NOTE:
Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.


PROJECT ASSIGNMENT 2	 Ryan Dynamics THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.		
DRN 2025-01-12 R. HICKS			
CHK			
ENG APP	INPUT PROTECTION		
MFR APP			
SHEET PATH	GIT HASH	DRAWING No	A3
/	eebc9f1		
FILENAME Input-Protection.kicad_sch	VARIANT RELEASED	REVISION 1.0.0+ (Unreleased)	SHEET 1 OF 3

[2] SCHEMATIC


[1] <https://www.ti.com/lit/an/slvae57b/slvae57b.pdf?ts=1770319054914>

DESIGN NOTE:
This PMOS is acting as an ideal diode [1].
A 10 V zener from gate to source limits $V_{GS} \leq 10$ V under all VIN and transient conditions to protect the PMOS. A 100k gate to source resistor stops the gate floating. A 100k gate pulldown resistor sets default state to OFF when no voltage at VIN is present.


2. REVERSE POLARITY PROTECTION




3. VCC AND VREF



4. UNDERVOLTAGE AND OVERVOLTAGE DETECTION




5. OVERCURRENT DETECTION



DESIGN NOTE:
The lockout delay is set by an RC network with $R = 432k$ and $C = 4.7u$.
The time constant is: $\tau = R * C = 432k * 4.7u \approx 2s$
After a fault the capacitor must recharge before the circuit rearms, creating a ~2s lockout period.

LAYOUT NOTE:
Route HI LO leads short from shunt to current amplifier.


7. SHUNT AND PASS ELEMENT




DESIGN NOTE:
The over-current trip points are 1A and 5A, with 20m shunt.
At 1A, $V_{SHUNT} = I * R_{SHUNT} = 1A * 20m = 20mV$
At 5A, $V_{SHUNT} = I * R_{SHUNT} = 5A * 20m = 100mV$

LAYOUT NOTE:
We'll size for 5A current on 35um trace. We'll pick 3.5mm for a 25% margin. Keep traces short and wide, use pours/puddles when possible.


1. INTERCONNECTS



9. MOUNTING AND MARKINGS



6. OVERCURRENT LOCKOUT



PROJECT ASSIGNMENT 2

DRN
2025-01-12 R. HICKS
CHK

ENG APP

MFR APP

SHEET PATH

FILENAME

/SCHEMATIC/

Schematic.kicad_sch

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

ENG APP

MFR APP

SHEET PATH

FILENAME

eebc9f1

Variant

DRAWING No

REVISION+ (Unreleased)

SHEET

2 OF 3

SCHEMATIC

A3

[3] REVISION HISTORY

Version 1.0.0 not found.
Version 1.0.0 not found.

PROJECT
ASSIGNMENT 2

DRN
2025-01-12 R. HICKS

CHK

ENG APP

MFR APP

SHEET PATH

/REVISION HISTORY/

FILENAME Revision History.kicad_sch



Ryan Dynamics

THIS DESIGN AND/OR DRAWING IS THE PROPERTY OF RYAN DYNAMICS
AND SHALL NOTBE REPRODUCED WITHOUT AUTHORISATION.

INPUT PROTECTION

GIT HASH

eebc9f1

DRAWING No

REVISION HISTORY

A4

VARIANT

RELEASED

REVISION+ (Unreleased)

SHEET

3 OF 3