

Processor Architecture I

Mads Chr. Olesen

Credit to Alexandre David



General Purpose CPU

- Very complex because
 - designed for wide variety of tasks multiple roles
 - contains special purpose sub-units
 - ex: core i7 has 731M transistors
 - supports protection and privileges (OS/applic.)
 - supports priorities (I/O)
 - data size (32/64-bit registers)
 - high speed + parallelism = replication

CPU Visible State

- Visible for ISA, used by compiler (& assembler) there may be other registers etc... that depend on the CPU generation.
- Registers, condition codes, status & memory.
- Memory=array of bytes (abstraction).

RF: Program registers

%eax	%esi
%ecx	%edi
%edx	%esp
%ebx	%ebp

CC: Condition codes

ZF SF OF

PC

Stat: Program Status

DMEM: Memory

CART - Aalborg University



Byte

0

- halt

- 0 nop
- load/store
 - rrmovl rA, rB
- rA rB

rB

- r/i/m operands
- irmovl V, rB
- rB 0 rA D

arithmetics

mrmovl D(rB),rA 5

rmmovl rA, D(rB)

rA rB D

V

jumps

- OP1 rA, rB
- fn rA rB

0

(cmov)

- jxx **Dest**
- fn Dest

Dest

call/return

- cmovXX rA, rB
- fn rA rB

stack

- call Dest
- 0

0

Encoding:

pushl rA

ret

0 **r**A F

opcode+ operands

- popl rA
- rΑ

ISA – Notes

- No memory → memory transfer.
- No imm → memory transfer.
- Restricted operators (add, sub, and, xor).
 - Only register register operands.
 - Typical of load/store architectures (also RISC).
- Conditional jumps depend on combinations of flags.
 - Similar for conditional move.
- Call, ret, pop, and push implicitly modify the stack (& stack pointer).



- 1 byte encoding = code + function.
 - Unique combination for every instruction.
- Register operands have a unique identifier.
 - eax:0, ecx:1,... none:F
 - "none" important for design

Operations	Branches	Moves		
addl 6 0	jmp 7 0 jne 7 4	rrmovl 2 0 cmovne 2 4		
subl 6 1	jle 7 1 jge 7 5	cmovle 2 1 cmovge 2 5		
andl 6 2	jl 7 2 jg 7 6	cmovl 2 2 cmovg 2 6		
xorl 6 3	je 7 3	cmove 2 3		

Status Code

- State of the processor
 - AOK normal
 - HLT halted
 - ADR invalid address
 - INS invalid instruction

Y86 - X86

- Y86 simplified model for X86.
- Code is similar, except for
 - move instructions
 - restrictions
- may need more instructions
 - not important, we abstract from that.
 - Reason on Y86 level, exercise with both (simulator Y86, gcc for X86).



- Instructions as described with registers.
- Assembly directives.
 - Where to put the code (.pos).
 - Align the code (.align).
 - Declare data (.long).
 - X86 has more.
- Label declarations (used for jump offsets).
- Assembled into bytes.
- Y86 interpret the bytes.

Logic Design

- How to implement the hardware to recognize the instruction codes.
- Logic that
 - reads bytes,
 - interprets bytes (switch),
 - performs operations,
 - updates state.
- Transistors \rightarrow gates \rightarrow functions & blocks.
- Processor design at block level.

Background


- Voltage: difference of potentials.
 - Vcc ground (=0).
 - Volts (V)
- Current: flow of electrons.
 - Amperes (A)
- Ohm's law: U = R*I
- Dissipated power: P = U*I = U*U/R

Typical Chips


- Operate on low voltage (5V, less for processors) – see power dissipation.
- Always 2 lines
 - ground (0V)
 - power (5V)
- Diagrams usually omit ground and power.



Basic building block of digital circuits



emitter




Boolean Algebra

- Mathematical basis for digital circuits.
- From boolean functions to gates.
- Basic functions: and, or, not.
- In practice, cheaper to have nand & nor.


Α	В	A and B	Α	В	A or B	Α	not A
0	0	0	0	0	0	0	1
0	1	0	0	1	1	1	0
1	0	0	1	0	1		
1	1	1	1	1	1		

Example: Not



Gates

- Primitive boolean functions.
- Level of abstraction on integrated circuits.




Symbols used in circuits.



Logic Gate Technology

- Transistor-transistor technology (TTL)
 - connect directly gates together to form boolean functions





and function

Design of Functions


- Find a boolean expression that does what you need
 - and feed it to a tool that optimizes it to minimize the number of gates.
- Come up with the truth table of your function
 - which is converted to a boolean function.

Truth Table





Combinatorial Circuits




- Outputs = function(inputs)
 - change outputs only when inputs changes
 - need states to perform sequences of operations without sustained inputs
 - maintain states
 - use a clock

Practical Concerns

- Power
 - consumption: how to feed
 - dissipation P=CFV² (C: capacitance, F: frequency)
 how not to burn
- Timing gates need time to settle.
- Clock synchronization.
 - Update upon rise or fall of clock signal.

Clock Skew



Signals need time to propagate. Local clocks are used on larger systems \rightarrow need to synchronize them.


The speed of light is too slow.

Logic Design & HCL

- Design logic with gates but not one by one and not manually!
 - Use an adapted language for that. Here HCL (hardware control language) for educational purposes.
 - C-like language to express boolean formulas.
 - Combinatorial circuits built out of these formulas.
 - Acyclic network of gates: signal propagates from inputs to outputs → boolean functions.




bool eq = (a && b) || (!a && !b);





Multiplexor

- Function: choose an input signal depending on a selection signal. bool out = (s && a) || (!s && b);
 - Select results, functions, etc...






Word-Level Combinatorial Circuits

- Operations defined at word level (~integers).
 - Treat groups of bits together.
 - Define functions at word-level.


Example: Equality Test

bool Eq = (A == B);

A). Bit-level implementation




B). Word-level abstraction






Multiplexor At Word-Level




B). Word-level abstraction




Use: Select

Simplified select.



ALU

- 2 operand inputs + 1 control input.
 - Operands X and Y.
 - Control selects operation.
 - Same principle as select, we abstract from the exact design.




Memory & Clocking


- Memory stores states.
 - Functions only propagates signals.
 - Memory implemented as flip-flop-like circuits.
 Have feedback loops to "keep" bits.
 - Registers (hardware or program).
- Clocks synchronize when to update.
 - Between updates, signals propagate.
 - Clock signal rises → registers are updated.


Storing 1 Bit

Bistable Element




V1







Storing 1 Bit (cont.)


Bistable Element



Stable 1












Storing and Accessing 1 Bit

Bistable Element







Resetting



Setting




Storing







1-Bit Latch



Latching





Storing






Hardware Registers





- Stores word of data
 - Different from program registers seen in assembly code
- Collection of edge-triggered latches
- Loads input on rising edge of clock

Clock Synchronization



- Register operations are synchronized.
 - Stores data bits.
 - For most of time acts as barrier between input and output.
 - As clock rises, loads input.


Register File

- Set of program registers.
 - Local and fast access storage.
 - Small.
 - Fixed size (machine word).

Memory


- Abstract & simplified model.
- Simple array of byte, no hierarchy.
 - We'll see later the hierarchy & virtual memory system.

45



SEQ: Sequential Processor


Y86 Instruction Set



Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr;
- int A = int-expr;

HCL Operations

Classify by type of value returned

Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - $^{\bullet}$ A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - Same as A == B | | A == C | | A == D

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test


SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



SEQ Stages

Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC

Update program counter



newPC

valE, valM

Addr, Data

CC

aluA, aluB

srcA, srcB

dstA, dstB

valM

Data memory

valE

valA, valB


PC

increment

A B Register

ALU

Instruction Decoding



Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC



Executing Arith./Logical ops.

OP1 rA, rB

6 fn rA rB

Fetch

Read 2 bytes

Decode

Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

Do nothing

Write back

Update register

PC Update

Increment PC by 2

tage Computation: Arith/Log. Ops

OPI rA, rB		
	icode:ifun $\leftarrow M_1[PC]$	
Fetch	$rA:rB \leftarrow M_1[PC+1]$	
CCCII		
	valP ← PC+2	
Decode	valA ← R[rA]	
	valB ← R[rB]	
Execute	valE ← valB OP valA	
	Set CC	
Memory		
Writeback	$R[rB] \leftarrow valE$	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC

Read operand A

Read operand B

Perform ALU operation

Set condition code register

Write back result

Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions



rmmovl rA, D(rB) 4 0 rA rB D

Fetch

Read 6 bytes

Decode

Read operand registers

Execute

Compute effective address

Memory

Write to memory

Write back

Do nothing

PC Update

Increment PC by 6

Stage Computation: rmmovl

address

	rmmovl rA, D(rB)	
Γ a kala	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	$rA:rB \leftarrow M_1[PC+1]$	Read register byte
Fetch	$valC \leftarrow M_4[PC+2]$	Read displacement D
	valP ← PC+6	Compute next PC
Decode	$valA \leftarrow R[rA]$	Read operand A
	valB ← R[rB]	Read operand B
Execute	valE ← valB + valC	Compute effective addr
Memory	M₄[valE] ← valA	Write value to memory
Writeback		
PC update	PC ← valP	Update PC

Use ALU for address computation



popl rA b 0 rA 8

Fetch

Read 2 bytes

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update

Increment PC by 2



	popl rA	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$	
Decode		
Execute	valE ← valB + 4	
Memory	$valM \leftarrow M_4[valA]$	
Writeback	R[%esp] ← valE R[rA] ← valM	
PC update	PC ← valP	

Read instruction byte Read register byte


Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer



Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Do nothing

Execute

 Determine whether to take branch based on jump condition and condition codes

Memory

Do nothing

Write back

Do nothing

PC Update


 Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
E-L-I	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Fetch	$valC \leftarrow M_{4}[PC+1]$	Read destination address
	valP ← PC+5	Fall through address
Decode		
Execute	Bch ← Cond(CC,ifun)	Take branch?
Memory		
Writeback		
PC update	PC ← Bch ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition





Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Read stack pointer

Execute

Decrement stack pointer by 4

Memory

Write incremented PC to new value of stack pointer

Write back

Update stack pointer

PC Update

Set PC to Dest

Stage Computation: call

	call Dest	
icode:ifun $\leftarrow M_1[PC]$ Fetch valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$		
Decode	valB ← R[%esp]	
Execute	valE ← valB + −4	
Memory	$M_4[valE] \leftarrow valP$	
Writeback	R[%esp] ← valE	
PC update	PC ← valC	

Read instruction byte

Read destination address Compute return point

Read stack pointer

Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC



Executing ret

ret	9 0	
return:	XX XX	

Fetch

Read 1 byte

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

 Read return address from old stack pointer

Write back

Update stack pointer

PC Update

Set PC to return address

Stage Computation: ret

	ret	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Decode	$valA \leftarrow R[%esp]$ $valB \leftarrow R[%esp]$	Read operand stack pointer Read operand stack pointer
Execute	valE ← valB + 4	Increment stack pointer
Memory	valM ← M₄[valA]	Read return address
Writeback	R[%esp] ← valE	Update stack pointer
PC update	PC ← valM	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		OPI rA, rB
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	$rA:rB \leftarrow M_1[PC+1]$
i etti	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
	Cond code	Set CC
Memory	valM	
Writeback	dstE	$R[rB] \leftarrow valE$
	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register [Memory read/write] Write back ALU result [Write back memory result] Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	
i etcii	valC	$valC \leftarrow M_4[PC+1]$
	valP	valP ← PC+5
Decode	valA, srcA	
	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + −4
	Cond code	
Memory	valM	$M_4[valE] \leftarrow valP$
Writeback	dstE	R[%esp] ← valE
	dstM	
PC update	PC	PC ← valC

Read instruction byte [Read register byte] Read constant word Compute next PC [Read operand A] Read operand B Perform ALU operation [Set condition code reg.] [Memory read/write] [Write back ALU result] Write back memory result Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step



Computed Values

Fetch

icode Instruction code

ifun Instruction function

rAInstr. Register A

rBInstr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

valE ALU result

Bch Branch flag

Memory

valM Value from memory

SEQ Stages

Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC

Update program counter



SEQ Hardware


Key

- Blue boxes: predesigned Memory hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines:4-8 bit values
- Dotted lines:1-bit values

Decode

Execute

Fetch



På mandag: Workshop

- Assembly programmering
- Disassembling
- Buffer overflows