#### **Virtual Memory**


Lecture 9 - 2015 Mads Chr. Olesen

# **Credits to Randy Bryant & Dave O'Hallaron from Carnegie Mellon**

### **Today**


- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

### A System Using Physical Addressing



 Used in "simple" systems like embedded microcontrollers in devices like cars, elevators, and digital picture frames

### A System Using Virtual Addressing



- Used in all modern servers, desktops, and laptops
- One of the great ideas in computer science

#### **Address Spaces**

Linear address space: Ordered set of contiguous non-negative integer addresses:

$$\{0, 1, 2, 3 \dots \}$$

- Virtual address space: Set of N = 2<sup>n</sup> virtual addresses {0, 1, 2, 3, ..., N-1}
- Physical address space: Set of M = 2<sup>m</sup> physical addresses {0, 1, 2, 3, ..., M-1}
- Clean distinction between data (bytes) and their attributes (addresses)
- Each object can now have multiple addresses
- Every byte in main memory: one physical address, one (or more) virtual addresses

### Why Virtual Memory (VM)?


- Uses main memory efficiently
  - Use DRAM as a cache for the parts of a virtual address space
- Simplifies memory management
  - Each process gets the same uniform linear address space
  - Abstraction
- Isolates address spaces
  - One process can't interfere with another's memory
  - User program cannot access privileged kernel information
  - Protection

# **Today**

- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

#### VM as a Tool for Caching

- Virtual memory is an array of N contiguous bytes stored on disk.
- The contents of the array on disk are cached in physical memory (DRAM cache)
  - These cache blocks are called pages (size is P = 2<sup>p</sup> bytes)



#### **DRAM Cache Organization**


- DRAM cache organization driven by the enormous miss penalty
  - DRAM is about 10x slower than SRAM
  - Disk is about 10,000x slower than DRAM

#### Consequences

- Large page (block) size: typically 4-8 KB, sometimes 4 MB
- Fully associative
  - Any VP can be placed in any PP
  - Requires a "large" mapping function different from CPU caches
- Highly sophisticated, expensive replacement algorithms
  - Too complicated and open-ended to be implemented in hardware
- Write-back rather than write-through


#### **Page Tables**

- A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages.
  - Per-process kernel data structure in DRAM




#### Page Hit

Page hit: reference to VM word that is in physical memory (DRAM cache hit)




#### **Page Fault**


Page fault: reference to VM word that is not in physical memory (DRAM cache miss)




Page miss causes page fault (an exception)




- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)



- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)



- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)
- Offending instruction is restarted: page hit!



### Locality to the Rescue Again!


- Virtual memory works because of locality
- At any point in time, programs tend to access a set of active virtual pages called the working set
  - Programs with better temporal locality will have smaller working sets
- If (working set size < main memory size)</p>
  - Good performance for one process after compulsory misses
- If (SUM(working set sizes) > main memory size )
  - Thrashing: Performance meltdown where pages are swapped (copied) in and out continuously

# **Today**

- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

### VM as a Tool for Memory Management

- Key idea: each process has its own virtual address space
  - It can view memory as a simple linear array
  - Mapping function scatters addresses through physical memory
    - Well chosen mappings simplify memory allocation and management




### VM as a Tool for Memory Management

#### Memory allocation

- Each virtual page can be mapped to any physical page
- A virtual page can be stored in different physical pages at different times

#### Sharing code and data among processes

Map virtual pages to the same physical page (here: PP 6)



# Simplifying Linking and Loading

#### Linking

- Each program has similar virtual address space
- Code, stack, and shared libraries always start at the same address


0x40000000

0xc0000000

#### Loading

- execve() allocates virtual pages for .text and .data sections= creates PTEs marked as invalid
- The .text and .data sections are copied, page by page, on demand by the virtual memory system

 $0 \times 08048000$ 




21

# **Today**

- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

### VM as a Tool for Memory Protection

- Extend PTEs with permission bits
- Page fault handler checks these before remapping
  - If violated, send process SIGSEGV (segmentation fault)



# **Today**

- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

#### **VM Address Translation**

- Virtual Address Space
  - $V = \{0, 1, ..., N-1\}$
- Physical Address Space
  - $P = \{0, 1, ..., M-1\}$
- Address Translation
  - MAP:  $V \rightarrow P \cup \{\emptyset\}$
  - For virtual address a:
    - MAP(a) = a' if data at virtual address a is at physical address a' in P
    - $MAP(a) = \emptyset$  if data at virtual address a is not in physical memory
      - Either invalid or stored on disk

### **Summary of Address Translation Symbols**

#### Basic Parameters

- N = 2n: Number of addresses in virtual address space
- M = 2<sup>m</sup>: Number of addresses in physical address space
- **P = 2**p : Page size (bytes)


#### Components of the virtual address (VA)

- **TLBI**: TLB index
- **TLBT**: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number


#### Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- CT: Cache tag

#### Address Translation With a Page Table




#### **Address Translation: Page Hit**




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

#### **Address Translation: Page Fault**



- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction

#### **Integrating VM and Cache**




VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address

#### Speeding up Translation with a TLB


- Page table entries (PTEs) are cached in L1 like any other memory word
  - PTEs may be evicted by other data references
  - PTE hit still requires a small L1 delay
- Solution: Translation Lookaside Buffer (TLB)
  - Small hardware cache in MMU
  - Maps virtual page numbers to physical page numbers
  - Contains complete page table entries for small number of pages

#### **TLB Hit**



#### A TLB hit eliminates a memory access

#### **TLB Miss**



#### A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Why?

### **Multi-Level Page Tables**

#### Suppose:


4KB (2<sup>12</sup>) page size, 48-bit address space, 8-byte PTE

#### Problem:


- Would need a 512 GB page table!
  - $^{\bullet}$  2<sup>48</sup> \* 2<sup>-12</sup> \* 2<sup>3</sup> = 2<sup>39</sup> bytes

#### Common solution:


- Multi-level page tables
- Example: 2-level page table
  - Level 1 table: each PTE points to a page table (always memory resident)
  - Level 2 table: each PTE points to a page (paged in and out like any other data)



#### A Two-Level Page Table Hierarchy



#### **General k-Level Page Table**



Same principle as before.

## Summary

### Programmer's view of virtual memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

## System view of virtual memory

- Uses memory efficiently by caching virtual memory pages
  - Efficient only because of locality
- Simplifies memory management and programming
- Simplifies protection by providing a convenient interpositioning point to check permissions

## **Review of Symbols**

#### Basic Parameters

- N = 2n: Number of addresses in virtual address space
- M = 2m: Number of addresses in physical address space
- **P** = **2**<sup>p</sup> : Page size (bytes)

#### Components of the virtual address (VA)

- **TLBI**: TLB index
- **TLBT**: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number


#### Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- CT: Cache tag

## **Simple Memory System Example**

### Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



## **Simple Memory System Page Table**


Only show first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	_	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	_	0
0C	_	0
0D	2D	1
0E	11	1
OF	0D	1

## **Simple Memory System TLB**


- 16 entries
- 4-way associative



Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	-	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

## **Simple Memory System Cache**

- 16 lines, 4-byte block size
- Physically addressed
- Direct mapped




Idx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	_	_	-
2	1B	1	00	02	04	08
3	36	0	_	_	_	_
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03

Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	_	_	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	_	_	_	_
С	12	0	_	_	_	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

## **Address Translation Example #1**

Virtual Address: 0x03D4



VPN<mark>0x0F TLBI 0x3 TLBT 0x03 TLB Hit? Y Page Fault? N PPN: 0x0D</mark>

Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	-	0
2	02	_	0	08	_	0	06	_	0	03	-	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

## Address Translation Example #1


							_						
Idx	Tag	Valid	В0	B1	B2	В3		ldx	Tag	Valid	В0	B1	1
0	19	1	99	11	23	11		8	24	1	3A	00	!
1	15	0	_	_	_	_	B	9	2D	0	_	_	
2	1B	1	00	02	04	08	םן	Α	2D	1	93	15	ı
3	36	0	_	_	_	_		В	0B	0	_	_	
4	32	1	43	6D	8F	09	H	С	12	0	_	_	
5	0D	1	36	72	F0	1D	H	D	16	1	04	96	
6	31	0	-	_	_	_		Е	13	1	83	77	:
7	16	1	11	C2	DF	03		F	14	0	_	_	
	VPN _	T	LBI	TLBT		TLE	Н	it?	Page	Fault?		PPN:	

	Idx	Tag	Valid	В0	B1	B2	В3
	8	24	1	3A	00	51	89
3	9	2D	0	-	_	1	_
	Α	2D	1	93	15	DA	3B
ſ	В	0B	0	_	_	_	_
ł	С	12	0	_	_	_	_
ł	D	16	1	04	96	34	15
ľ	Е	13	1	83	77	1B	D3
ľ	F	14	0	_	_	_	_

Physical Address \_ ст \_\_\_ 11 10 **PPN PPO** CT 0x0D Hit? Y Byte: 0x36

## **Address Translation Example #2**

Virtual Address: 0x0B8F




Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

## **Today**

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

## **Intel Core i7 Memory System**

#### Processor package



## **Review of Symbols**

#### Basic Parameters

- N = 2n: Number of addresses in virtual address space
- M = 2m: Number of addresses in physical address space
- **P** = **2**<sup>p</sup> : Page size (bytes)


#### Components of the virtual address (VA)

- TLBI: TLB index
- **TLBT**: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number


#### Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- CT: Cache tag

## **End-to-end Core i7 Address Translation**



## **Core i7 Level 1-3 Page Table Entries**



#### Each entry references a 4K child page table

**P:** Child page table present in physical memory (1) or not (0).

**R/W:** Read-only or read-write access access permission for all reachable pages.

**U/S:** user or supervisor (kernel) mode access permission for all reachable pages.

**WT:** Write-through or write-back cache policy for the child page table.

**CD:** Caching disabled or enabled for the child page table.


**A:** Reference bit (set by MMU on reads and writes, cleared by software).

**PS:** Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

**G:** Global page (don't evict from TLB on task switch)

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

## **Core i7 Level 4 Page Table Entries**



#### Each entry references a 4K child page

**P:** Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

**U/S:** User or supervisor mode access

**WT:** Write-through or write-back cache policy for this page

**CD:** Cache disabled (1) or enabled (0)


A: Reference bit (set by MMU on reads and writes, cleared by software)

**D:** Dirty bit (set by MMU on writes, cleared by software)


**G:** Global page (don't evict from TLB on task switch)

Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)


## **Core i7 Page Table Translation**



## **Virtual Memory of a Linux Process**



# **Linux Page Fault Handling**



## **Today**

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping


## **Memory Mapping**

- VM areas initialized by associating them with disk objects.
  - Process is known as memory mapping.
- Area can be backed by (i.e., get its initial values from) :
  - Regular file on disk (e.g., an executable object file)
    - Initial page bytes come from a section of a file
  - Anonymous file (e.g., nothing)
    - First fault will allocate a physical page full of 0's (demand-zero page)
    - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

## **Demand paging**


- Key point: no virtual pages are copied into physical memory until they are referenced!
  - Known as demand paging
- Crucial for time and space efficiency

## **Sharing Revisited: Shared Objects**




Process 1 maps the shared object.

## **Sharing Revisited: Shared Objects**




- Process 2 maps the shared object.
- Notice how the virtual addresses can be different.


# Sharing Revisited: Private Copy-on-write (COW) Objects



# Sharing Revisited: Private Copy-on-write (COW) Objects



## The execve Function Revisited



## **User-Level Memory Mapping**

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
  - start: may be 0 for "pick an address"
  - prot: PROT\_READ, PROT\_WRITE, ...
  - flags: MAP\_ANON, MAP\_PRIVATE, MAP\_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

## **User-Level Memory Mapping**

file descriptor fd

```
void *mmap(void *start, int len,
               int prot, int flags, int fd, int offset)
                                                         len bytes
                                                            start
                                                          (or address
 len bytes
                                                        chosen by kernel)
offset
(bytes)
          Disk file specified by
                                       Process virtual memory
```