

Университет ИТМО

Кафедра вычислительной техники

ОТЧЁТ ПО ЛАБОРАТОРНОЙ РАБОТЕ № 1
ПО ДИСЦИПЛИНЕ: "СХЕМОТЕХНИКА ЭВМ"
Вариант №5

Студенты:

Преподаватель:

Санкт-Петербург
2016 г.

Содержание

1. Цели работы
- 2.
- 3.
4. Вывод

Цели работы

- 1.
- 2.

Листинг

```
1 module switches(
2     input          sw0,
3     input          sw1,
4     output [1:0]   sw_state
5 );
6     assign sw_state = { sw0, sw1 };
7 endmodule

1 // Module chooses time for animation speed.
2 module sw_mode(
3     input          clk,
4     input          rst,
5     input [1:0]    sw_state,
6
7     output reg [26:0] tm_value,
8     output          count_en
9 );
10
11
12     parameter TM_STATE_1 = 100000000;
13     parameter TM_STATE_2 = 50000000;
14     parameter TM_STATE_3 = 20000000;
15
16     assign count_en = sw_state[0] | sw_state[1];
17
18     always @(posedge clk) begin
19         if( rst )
20             tm_value <= 0;
21         else
22             case( sw_state )
23                 0: tm_value <= 0;
24                 1: tm_value <= TM_STATE_1;
25                 2: tm_value <= TM_STATE_2;
26                 3: tm_value <= TM_STATE_3;
27             endcase
28     end
29
30 endmodule

1 // Module counts time of changing frame
2 // and sends fc signal to frame_counter module.
3 // If fc == 1 then frame_counter is incremented
4 // and new frame goes on LEDs. Otherwise, nothing
5 // is happened.
6 module time_mode(
7
8     input          clk,
9     input          rst,
10    input [26:0]   tm_value,
11    input          count_en,
12    output          fc
13 );
14
15
16    reg [26:0] tm_counter;
```

```

17
18     assign fc = count_en & ( tm_counter == tm_value ? 1 : 0 );
19
20     always @( posedge clk ) begin
21         if( rst )
22             tm_counter <= 0;
23         else if( tm_counter == tm_value )
24             tm_counter <= 0;
25         else
26             tm_counter <= tm_counter + 27'd1;
27     end
28
29 endmodule

```

```

1 // On fc refresh frame.
2 module frame_counter(
3     input          clk ,
4     input          rst ,
5     input          fc ,
6     output [4:0]   fm_no
7 );
8
9     reg [4:0] counter = 0;
10    assign fm_no = counter;
11
12    always @( posedge clk ) begin
13        if( rst )
14            counter <= 0;
15        else if( fc == 1 )
16            counter <= counter + 5'b00001;
17    end
18
19 endmodule

```

```

1 // Input: frame counter
2 // Return: next frame
3 module next_frame (
4     input          clk ,
5     input          rst ,
6     input [4:0]    fm_no,
7     output [15:0]  led
8 );
9
10    reg [15:0] frame;
11
12    assign led = frame;
13
14    always@( posedge clk )
15        if( rst )
16            frame <= 0;
17        else
18            case( fm_no )
19                0: frame <= 16'b0000000000000000;
20                1: frame <= 16'b1000000000000000;
21                2: frame <= 16'b1100000000000000;
22                3: frame <= 16'b1110000000000000;
23                4: frame <= 16'b1111000000000000;
24                5: frame <= 16'b1111100000000000;
25                6: frame <= 16'b1111110000000000;
26                7: frame <= 16'b1111111000000000;
27                8: frame <= 16'b1111111100000000;
28                9: frame <= 16'b1111111110000000;
29                10: frame <= 16'b1111111111000000;
30                11: frame <= 16'b1111111111100000;
31                12: frame <= 16'b1111111111110000;
32                13: frame <= 16'b1111111111111000;
33                14: frame <= 16'b1111111111111100;
34                15: frame <= 16'b1111111111111110;
35                16: frame <= 16'b1111111111111111;
36                17: frame <= 16'b1111111111111110;
37                18: frame <= 16'b1111111111111100;
38                19: frame <= 16'b1111111111111000;
39                20: frame <= 16'b1111111111110000;
40                21: frame <= 16'b1111111111110000;
41                22: frame <= 16'b1111111111100000;
42                23: frame <= 16'b1111111111000000;
43                24: frame <= 16'b1111111100000000;
44                25: frame <= 16'b1111111000000000;

```

```

45         26: frame <= 16'b111111000000000000;
46         27: frame <= 16'b111111000000000000;
47         28: frame <= 16'b1111100000000000000;
48         29: frame <= 16'b1110000000000000000;
49         30: frame <= 16'b1100000000000000000;
50         31: frame <= 16'b1000000000000000000;
51     endcase
52
53 endmodule

1 'timescale 1ns / 1ps
2 // Common block
3 module animation(
4     input          clk ,
5     input          rst ,
6     input          sw0 ,
7     input          sw1 ,
8
9     output [15:0]   led
10 );
11
12     wire [26:0] time_val;
13     wire fc;
14     wire [4:0] fm_no;
15     wire [1:0] sw_state;
16     wire count_en;
17
18     switches switches(
19         .sw0(sw0) ,
20         .sw1(sw1) ,
21
22         .sw_state(sw_state)
23     );
24
25     sw_mode sw_mode(
26         .clk(clk) ,
27         .rst(rst) ,
28         .sw_state(sw_state) ,
29
30         .tm_value(time_val) ,
31         .count_en(count_en)
32     );
33
34     time_mode time_mode(
35         .clk(clk) ,
36         .rst(rst) ,
37         .tm_value(time_val) ,
38         .count_en(count_en) ,
39
40         .fc(fc)
41     );
42
43     frame_counter frame_counter(
44         .clk(clk) ,
45         .rst(rst) ,
46         .fc(fc) ,
47
48         .fm_no(fm_no)
49     );
50
51     next_frame next_frame(
52         .clk(clk) ,
53         .rst(rst) ,
54         .fm_no(fm_no) ,
55
56         .led(led)
57     );
58
59 endmodule

```

Вывод