## Университет ИТМО

Кафедра вычислительной техники

ОТЧЁТ ПО ЛАБОРАТОРНОЙ РАБОТЕ № 3 ПО ДИСЦИПЛИНЕ: "СХЕМОТЕХНИКА ЭВМ" Вариант №5

Студенты: Куклина М. Кириллова А.

Преподаватель: Баевских А.


## Содержание

- 1. Цели работы.
- 2. RTL модель.
- 3. Временные диаграммы.
- 4. Листинг.
- 5. Вывод.


# Цели работы


- 1. Знакомство с шинной организацией вычислительных систем.
- 2. Знакомство с методами использования адресного пространства в вычислительной системе с шинной организацией.
- 3. Изучение принципов подключения цифровых блоков в состав вычислительной системы посредством системного интерфейса.

# RTL модель



## Временные диаграммы





#### Листинг

```
{\scriptstyle 1} \ \mathbf{module} \ \mathtt{uart\_ctl} (
                               clk,
        input
 2
 3
        input
        /* I/O buses. */
        input
 6
        /* Data to send. */
        input [7:0] din,
/* Data to send is ready. */
9
10
        input
                              \dim_{-}\operatorname{rdy},
11
12
13
        output
        /* Received data. */
14
        output [7:0] dout,
15
        output dout_rdy
/* Controller ready for transmission. */
// output tx rdu
16
17
18
19
20);
21
        \mathbf{wire}
                   bclk;
22
23
24
        baud_gen baud_gen(
             . clk (clk),
25
              .rst(rst),
26
              .bclk(bclk)
28
        );
29
30
        rx_{-ctl} rx_{-ctl}(clk)
31
32
             .rst (rst),
33
34
              .bclk(bclk),
             .rx (rx),
36
37
38
              . dout
                       (dout),
              . dout_rdy(dout_rdy)
39
        );
40
41
```

```
tx ctl tx ctl(
42
           . clk (clk),
. rst (rst),
43
44
             .bclk(bclk),
45
46
47
             . din
                     (din),
             .din_rdy(din_rdy),
48
49
             .tx (tx)
50
             .tx_rdy(tx_rdy)
51
52
53
54 endmodule
1 module rx(
                              clk,
       input
2
3
       input
                              rst,
        input
                              bclk,
4
5
       input
                              rx,
6
       \mathbf{output}\quad\mathbf{reg}\,[\,7\!:\!0\,]\quad\mathrm{dout}\;,
7
        output reg
                              dout_rdy
9);
10
        localparam START BIT = 0;
11
        localparam STOP \overline{B}IT = 1;
12
13
        localparam IDLE
                                 = 2' d0;
14
        localparam START
                                 = 2' d1;
15
        localparam STOP
                                 = 2'd2;
16
17
18
        reg [7:0] rsr = 0;
19
20
        {\bf reg} \ \ [\, 2\,{:}\, 0\,] \ \ d\_{\rm ctr} \qquad \  = \ 0\,;
21
       reg [1:0] next_state = 0;
reg [1:0] state = 0;
22
23
24
25
        reg was bclk = 0;
26
27
        always @(negedge clk or posedge rst) begin
28
             if (rst)
29
                  state \le IDLE;
             else
31
                  if (!bclk && was_bclk)
32
                       state <= next state;
33
       end
34
35
        always @(posedge \ clk \ or \ posedge \ rst) begin
36
             if (rst) begin
37
38
                  next_state <= 0;
                  was_bclk
                              <= 0;
39
                                <= 0;
40
                  {\tt dout\_rdy}
                  d ctr
                                <= 0;
41
                                <= 0;
                  rsr
42
43
                  dout
                                <= 0;
             \mathbf{end}
44
             else begin
45
                  if (bclk && !was_bclk) begin
                       was_bclk \le \overline{b}clk;
47
                       case (state)
48
                            IDLE:
49
                            begin
50
                                  dout_rdy \le 0;
51
                                  if (START BIT == rx) begin
52
                                       next_state <= START;
53
54
                                  end
                            \mathbf{end}
55
                            START:
56
                             begin
57
                                  d_{ctr} \le d_{ctr} + 1'b1;

rsr \le frac{1}{rx, rsr[7:1]}; //rsr << 1;
58
59
                                  //rsr[0] \ll rx;
if (3'd7 = d_ctr) begin
60
61
                                       {\tt next\_state} <= {\tt STOP};
62
63
                                       _{
m ctr}
                                                = 0;
64
                                  end
```

```
\quad \mathbf{end} \quad
65
                               STOP:
66
                               _{
m begin}
67
                                     if (STOP\_BIT == rx) begin
68
                                          dout\_rdy <= 1;
69
70
                                          dout
                                                     <= rsr;
                                    end
71
                                     {\tt next\_state} \, <= \, {\tt IDLE} \, ;
72
73
                               end
                         endcase
74
                   end
75
76
                   else
                         was\_bclk <= bclk;
77
78
              end
        end
79
{\bf 80}\,\, {\bf end module}
 1 module tx_ctl(
                               clk,
        input
 2
 3
        input
                               rst,
 4
                               bclk,
        input
        input
                   [7:0]
 6
                               din,
                               _{\rm din\_rdy}\,,
        input
 7
9
        output
                               \mathbf{t}\mathbf{x} ,
                               tx_rdy
10
        output
11 );
12
13
        reg wr = 0;
        reg rd = 0;
14
        reg en = 0;
15
        wire [7:0] fifo_dout;
16
17
        reg [2:0] state = 0;
18
19
       localparam IDLE = 0;
20
       {\bf localparam} \ \ {\rm CHSE} \ \ = \ 1;
^{21}
22
       localparam READ = 2;
       localparam WRITE = 3;
23
24
       localparam SEN
                             = 4;
25
        always @(posedge clk)
26
27
              if (rst) begin
                   rd \ll 0;
28
                   \mathrm{wr}\,<=\,0\,;
29
                   en \leq 0;
30
                   state <= IDLE;
31
              end else
32
              case (state)
33
                   IDLE:
34
35
                   begin
                         rd \ll 0;
36
37
                         wr <= 0;
                         en \leq 0;
38
                         state <= CHSE;
39
                   \mathbf{end}
40
                   CHSE:
41
                   _{\rm begin}
42
43
                          if (tx_rdy && !fifo_empty)
                               state <= READ;
44
                          else if (din_rdy && !fifo_full)
45
                               state <= WRITE;
46
                   end
47
                   READ:
48
                   begin
49
                         rd <= 1;
50
                         \operatorname{state} \; <= \; \operatorname{SEN} \,;
51
                   end
52
                   WRITE:
53
54
                   begin
                         \mathrm{wr}\,<=\,1\,;
55
                         \mathtt{state} \; \mathrel{<=} \; \mathrm{IDLE} \,;
56
                   \mathbf{end}
57
                   SEN:
58
59
                   begin
                         rd \ll 0;
60
                         en <= 1;
61
```

```
state <= IDLE;
62
                 end
63
64
            endcase
65
       /st Write and read on negedge. st/
66
67
       fifo tx_fifo(
            . clk(clk),
68
69
            .rst(rst),
70
            .rd (rd),
71
72
            .wr(wr),
73
74
            .din(din),
75
            .full (fifo_full),
76
77
            .empty(fifo_empty),
78
            .dout (fifo_dout)
79
80
       );
81
       tx tx_mod(
82
83
            . clk (clk),
            .rst(rst),
84
85
86
            .bclk(bclk),
            /* Data to transmit. */
87
88
            .din(fifo_dout),
            /* Data \stackrel{-}{ready} to transmit. */
89
            .din_rdy(en),
90
            /* TX-pin */
            //. din(din),
92
            //. din_r dy (din_r dy),
93
            . \operatorname{tx}(\operatorname{tx}),
            /* Transmitter is ready ( 1 ), is busy ( 0 ). */
95
96
            .tx_rdy(tx_rdy)
97
       );
98
99 endmodule
1 module tx (
2
       input
                        clk,
       input
3
                        rst,
4
       input
                        bclk,
                 [7:0]
       input
                        din,
6
       input
                        din_rdy,
       output
9
                reg
                        tx,
10
       output
                reg
                        tx_rdy
11 );
12
                               = 3'd0;
13
       {\bf local param} \ \ {\bf IDLE}
       localparam START
                               = 3' d1;
14
       localparam TRANSMIT = 3'd2;
15
       localparam STOP
                               = 3'd3;
16
       {\bf local param} \ \ {\bf WAIT}
                               = 3' d4;
17
18
       localparam START BIT = 1'b0;
19
       localparam STOP_BIT = 1'b1;
20
21
       {\bf localparam~WAIT\_TIME\_IN\_BAUDS} = ~30;
22
23
       reg [7:0] thr
                                 = 0;
24
            [7:0]
                                = 0;
       reg
                   tsr
25
26
       reg
            [4:0]
                   wait_time
                                = 0;
       reg [2:0] dctr
                                = 0;
27
       reg [2:0]
                  state
                                = 0;
28
29
       reg
                   was_bclk
                                = 0;
                                = 0;
                   tx en
30
       reg
                   was\_din\_rdy \,=\, 0\,;
31
       reg
32
       always @(posedge clk or posedge rst)
33
34
            if (rst) begin
                 state <= IDLE;
35
                 wait\_time \ <= \ 0\,;
36
37
                 dctr
                              <= 0;
                              <= 0;
                 tsr
38
                              <= 1;
39
                 tx
```

```
tx rdy
                              <= 1;
40
            end
41
42
            else begin
                 if (IDLE == state && din rdy) begin
43
                      \mathtt{state} \; \mathrel{<=}\; \mathtt{START};
44
45
                                   <= din;
                      tx_rdy
                                   <= 0;
46
                      was_bclk
                                  <= bclk;
47
48
                 else
49
                      if \ (\,bclk \ \& \ !was\_bclk) \ \mathbf{begin}
50
                           was_bclk = \overline{b}clk;
51
52
                           case (state)
                                START:
                                begin
54
                                     state <= TRANSMIT;
55
                                                  <= START BIT;
56
                                \mathbf{end}
57
                                TRANSMIT:\\
58
                                begin
59
                                           <= tsr[0];
60
                                     t x
                                     tsr \ll tsr \gg 1;
61
                                     dctr \ll dctr + 1'b1;
62
                                     if (7 = dctr) begin
63
64
                                          state <= STOP;
                                          dctr
                                                   = 0;
65
66
                                     end
                                end
67
                                STOP:
68
69
                                begin
                                     state <= WAIT;
70
                                                  <= STOP_BIT;
71
                                     tx
                                end
                                WAIT:
73
74
                                begin
                                     wait_time <= wait_time + 1'b1;</pre>
75
                                      if \ (\overline{\text{wait\_time}} = \overline{\text{WAIT\_TIME\_IN\_BAUDS}}) \ \mathbf{begin} 
76
77
                                          state <= IDLE;
                                          wait_time <= 0;
78
                                          tx_rdy
79
                                                     <= 1;
                                     end
80
                                end
81
                           endcase
82
83
                      else
84
85
                           was bclk <= bclk;
86
            end
87
88 endmodule
_{1} /* Read and write on posedge clk.
_{2} * Set states of fullness and emptiness by negedge.
3 */
4 module fifo #(
       parameter DEPTH = 16,
5
       parameter CAPACITY = 8
6
7 ) (
                                              clk,
8
       input
9
       input
                                              rst,
10
       input
                                              rd,
11
12
       input
                                              wr,
                        [CAPACITY-1:0]
       input
                                              din,
13
14
                                              full,
15
       output
       output
                                              empty,
16
       output
                  \mathbf{reg} \ [\text{CAPACITY-1:0}]
17
                                              dout
18);
19
20
       integer i;
       localparam WRITE = 0;
21
       localparam READ = 1;
22
23
       reg [CAPACITY-1:0]
                                     mem [DEPTH-1:0];
24
       reg [\$clog2(DEPTH) - 1:0] raddr
                                              = 0;
25
26
       reg [\$clog2(DEPTH) - 1:0] waddr
                                                = 0;
27
28
       reg state;
```

```
reg fifo full;
29
       reg fifo_empty;
30
31
        assign empty = fifo_empty;
32
        assign full = fifo_full;
33
34
       always @( posedge clk or posedge rst ) begin
35
             \begin{array}{lll} \textbf{if} \left( \begin{array}{ccc} r\,s\,t \end{array} \right) & \textbf{begin} \\ & \textbf{for} \left( \begin{array}{cccc} i &= 0; & i <= \text{ DEPTH-1}; & i &= i &+ 1 \end{array} \right) \end{array}
36
37
                      mem[i] \le 0;
38
                              = 0;
                  waddr
39
                  raddr
                              <= 0;
40
                               <= 0;
41
                  dout
42
             end
             else begin
43
                  if(wr \& !fifo_full) begin
44
                       mem[waddr] <= din;
45
                                     \leq waddr+1'b1;
                       waddr
46
                                     <= WRITE;
47
                       state
                  \mathbf{end}
48
                  \mathbf{else} \ \mathbf{if} \, ( \ \mathrm{rd} \ \& \ !\, \mathrm{empty} \ ) \ \mathbf{begin}
49
50
                       dout <= mem[raddr];
                       raddr \ll raddr + 1; b1;
51
                       \mathtt{state} \; \mathrel{<=}\; \mathsf{RE\!AD};
52
53
                  end
             end
54
55
       end
56
        always @( negedge clk or posedge rst )
57
58
             if (rst ) begin
                  fifo\_full <= 0;
59
                  fifo\_empty <= 1;
60
             end
61
             _{
m else}
62
                  case( state )
63
                       READ:
64
                       begin
65
                             fifo\_full <= 0;
66
                             if(waddr = raddr)
67
                                 fifo\_empty <= 1;
68
69
                                  fifo\_empty <= 0;
70
71
                       end
72
                       WRITE:
                       begin
73
74
                             fifo_empty <= 0;
                             if(waddr = raddr)
75
                                  fifo_full <= 1;
76
                             _{
m else}
77
                                  fifo\_full <= 0;
78
79
                       end
                  endcase
80
81
82 endmodule
1. global entry
2 . data
                                       /* 0x200*/
3
       . word
                  0x1
                                       /* 0x201*/
                  0 \times f = 4240
4
        . word
                  "Hello, world!"
       . ascii
                                       /* 0x202*/
        .byte
                   0x0a
6
                                       /* 0x211*/
7
       . byte
                   0x0d
s .text
9 .ent entry
10 entry:
11
       12
13
       14
15
       ECHO MODE:
16
            lw $t1, 0x800
17
             sw \ \$t1 \ , \ 0x400
18
            sw $t1, 0x800
19
20
             j entry
       SEND MODE:
22
                                 /* $t0 = time*/
            lw $t0, 0x201
23
```

```
andi \$t2, 0x0 /* \$t2 = 0 */
          dec_loop:
    sub $t0, $t0, 1
25
26
              beq $t0, $t2, to_send
27
              j dec_loop
28
          to\_send:
         30
31
          send_to_uart_loop:
lw $t1, ($t0)
33
              sw $t1, 0x400
34
              addi $t0, 0x1
beq $t0, $t2, entry
35
36
              j\ send\_to\_uart\_loop
      j entry
38
39 .end entry
```

#### Вывод

В ходы выполнения лабораторной работы были исследованы принципы работы шины Wishbone, с помощью которого был встроен в микропроцессорную систему MIPS32 контроллер UART.