Университет ИТМО

Кафедра вычислительной техники

ОТЧЁТ ПО ЛАБОРАТОРНОЙ РАБОТЕ № 2 ПО ДИСЦИПЛИНЕ: "Схемотехника ЭВМ" Вариант №5

Студенты: Куклина М.Д. Кириллова А.А.

Преподаватель:


Содержание


- 1. Цели работы.
- 2. RTL модель.
- 3. Временные диаграммы.
- 4. Листинг.
- 5. Вывод.


Цели работы

- 1. Знакомство с принципами работы последовательных интерфейсов ввода/вывода: I2C, SPI, UART.
- 2. Изучение основ разработки аппаратных контроллеров периферийных устройств.
- 3. Изучение основ работы с цифровыми датчиками.


RTL модель








Временные диаграммы





Листинг

```
_{1} /* Top module. */
2 module ctl(
       input
                           clk,
3
       input
                           rst,
5
        /* UART interface. */
6
       input
                           rx,
       output
                           tx,
8
9
        /* Nexys interface.*/
10
       input
11
       output reg[7:0]
12
                               led
13);
14
       \mathbf{wire} \quad [\, 7 \mathbin{:} 0 \,] \quad \mathtt{dout} \_\mathtt{uart} \,;
15
       wire [7:0] dout_io;
16
17
       wire dout_io_rdy;
18
       wire dour_uart_rdy;
19
20
       io\_ctl \# (100000000) io\_ctl (
21
            .clk(clk),
22
23
            . rst(rst),
24
25
            .sw(sw),
                     (dout_uart), /* dout from uart_ctl to io_ctl din */
27
            .din_rdy(dout_uart_rdy),
28
29
                       (dout_io),
30
            .dout_rdy(dout_io_rdy) /* dout_io is ready. */
31
       );
32
33
       uart_ctl uart_ctl(
            35
            .rst(rst),
36
37
            .rx
                      (rx),
38
                      (dout_io),
39
            . din
            .din_rdy(dout_io_rdy),
40
41
42
                        (tx),
            . dout
                       (dout_uart),
43
            .\,dout\_rdy\,(\,dout\_uart\_rdy\,)
44
45
46
        \mathbf{always} \ @(\mathbf{negedge} \ \mathrm{clk}\,)
47
               if (rst)
48
```

```
led \ll 0;
49
               /* SW == 0: echo\ mode; SW = 1: send\ mode. */
50
               else if (!sw && dout uart rdy)
51
                 led <= dout uart;</pre>
52
53
55 endmodule
1 module io_ctl #(
       \mathbf{parameter} \ \mathbf{TIME} = 100000000
3 ) (
       input
       input
5
                               rst,
        /* SW= 0: echo-mode. SW= 1: send 'Hello world! \mid r \mid n'. */
6
       input
                               sw,
       /* Data from uart.*/
8
9
       input [7:0]
                               din,
       /* Data to in is ready. */
10
11
       input
                               \dim_{rdy},
12
       /* Allow read from memory in send mode. */
       //input
                                  tx\_en ,
13
       /* Data to uart. */
14
       output reg[7:0]
15
                               dout,
       /* Data to out is ready. */
16
17
       output reg
                                dout rdy
18);
        \  \, \textbf{localparam} \  \, \textbf{ECHO} \  \, \textbf{MODE} = \  \, 0\,; \\
19
       localparam SEND\_MODE = 1;
20
21
22
       reg [7:0] data [14:0];
       reg [26:0] tm_ctr = 0;
23
       reg [3:0] d_ctr = 0;
24
25
       reg was_din_rdy
26
27
       /* Have no idea what it is. */
28
       wire tx flag;
29
       \mathbf{assign} \ \mathrm{tx\_flag} \ = \ (\mathrm{tm\_ctr} \ = \ \mathrm{TIME})
                            30
31
32
33
       always @( posedge rst ) begin
                 data[0] = "H"; data[1] = "e";
data[3] = "l"; data[4] = "o";
                                                           data[2]
                                                                     = "l";
34
                                                           data[5] = ",";
35
                           = "; data [7] = "w";
                                                           data[8] = "o";
                           = "r"; data[10] = "l";
                 data[9]
                                                           data[11] = "d";
37
                 data[12] = "!"
38
                 data[13] = 8'h0D; /* /r */
39
                 data[14] = 8'h0A; /* /n */
40
41
       end
42
       always @( negedge clk or posedge rst ) begin
43
44
            if ( rst )
                 tm ctr \ll 0;
45
            {\tt else \ if} \ ( \ {\rm sw} = {\tt SEND\_MODE} \ ) \ {\tt begin}
46
                 if(tm_ctr = \overline{TIME})
47
                      tm\_ctr \ <= \ 0\,;
48
                 _{
m else}
49
50
                      tm_ctr \le tm_ctr + 1;
51
            end
53
       always @( posedge clk or posedge rst ) begin
54
            if (rst ) begin
55
                 was\_din\_rdy <= 0;
56
57
                 {\tt dout\_rdy}
                             = 0;
                 dout
                               <= 0;
58
59
                 d_{ctr}
                               <= 0;
            end
60
            else
61
                 case (sw)
62
                      ECHO MODE:
63
                      begin
64
                           if ( \ \dim_{-} \mathrm{rdy} \ \&\& \ !\, \mathrm{was\_din\_rdy} \ ) \ \mathbf{begin}
65
                                was_din_rdy <= din_rdy;
66
                                dout
                                            \leq = din;
67
                                dout_rdy
                                              <= 1;
                           \mathbf{end}
69
                           else begin
70
```

```
71
                                 was din rdy <= din rdy;
                                 dout_rdy <= 0;
72
                            \quad \mathbf{end} \quad
73
                       \mathbf{end}
74
                       SEND MODE:
75
76
                       begin
                            if( tx_flag ) begin
77
                                 dout_rdy <= 1;
dout <= data[d_ctr];
d_ctr <= d_ctr + 1;
78
79
80
                            end
81
                            \mathbf{else} \ \mathbf{if} ( \ \mathbf{d\_ctr} == 15 \ ) \ \mathbf{begin}
82
                                 dout\_r\overline{dy} <= 0;
83
                                 d\_ctr \quad <= 0;
                            \mathbf{end}
85
                       end
86
                  endcase
87
       end
88
89
90 endmodule
 1 module uart_ctl(
       input
                            clk,
 2
       input
 3
                            rst,
        /* I/O buses. */
 5
 6
       input
        /* Data to send. */
 8
       input [7:0] din,
 9
        /* Data to send is ready. */
10
                          din_rdy,
       input
11
12
       output
13
        /* Received data. */
14
15
       output [7:0] dout,
16
       /{*}\ \textit{Receive ends};\ \textit{data ready}.\ */
17
       output dout_rdy
18
        /* Controller ready \overline{f}or transmission. */
         output tx_rdy,
19 //
        /* Controller ready for reception. */
20
21 //
         output
                             rx\_rdy
22 );
       wire
                 bclk;
24
25
       baud_gen baud_gen(
26
            . clk(clk),
27
28
             .rst(rst),
29
             .bclk(bclk)
30
31
32
       33
34
35
36
             .bclk(bclk),
37
             . rx (rx),
38
39
                     (dout),
             . dout
40
             . dout_rdy(dout_rdy),
41
             . rx_r \overline{dy} (rx_r \overline{dy})
42
       );
43
44
        tx_ctl tx_ctl(
45
            .clk (clk),
.rst (rst),
46
47
             .bclk(bclk),
48
49
             . din
                    (din),
50
             .din_rdy(din_rdy),
51
52
                   (tx),
53
             .tx
             .\ tx\_rdy(tx\_rdy)
54
56
57 endmodule
```

```
1 module rx(
                            clk,
       input
2
3
       input
                            rst,
                            bclk,
4
       input
       input
5
                            rx,
6
       \mathbf{output} \quad \mathbf{reg} \, [\, 7 \, \colon \! 0 \, ] \quad \mathrm{dout} \; ,
                            dout_rdy,
       output reg
9
       output reg
                            rx rdy
10 );
11
12
       localparam START BIT = 0;
       localparam STOP_{\overline{B}IT} = 1;
13
14
       localparam IDLE
                               = 2' d0;
15
                               = 2' d1;
       localparam START
16
       localparam STOP
                               = 2' d2;
17
18
19
       reg [7:0] rsr = 0;
20
21
       reg [2:0] d_ctr
22
       reg [1:0] next_state = 0;
23
       reg [1:0] state
24
25
       reg was_bclk = 0;
26
27
28
       always @(negedge \ clk \ or \ posedge \ rst) begin
29
30
            if (rst)
                state <= IDLE;
31
            _{
m else}
32
                 if (!bclk && was_bclk)
33
                      state <= next_state;
34
35
       end
36
       always @(posedge \ clk \ or \ posedge \ rst) begin
37
38
            if (rst) begin
                 next state <= 0;
39
                             = 0;
                 was\_bclk
40
41
                 dout_rdy
                              <= 0;
                 rx_r\overline{d}y
                              <= 1;
42
                 ^{\rm d}\_^{\rm ctr}
                              <= 0;
43
44
                 rsr
                              <= 0;
                              <= 0;
                 dout
45
46
            end
            else begin
47
                 if (bclk &&!was_bclk) begin
48
                      was_bclk <= bclk;
                      case (state)
50
                          IDLE:
51
                           begin
52
                                dout rdy \le 0;
53
                                if (START BIT = rx) begin
54
                                    next state <= START;
55
                                     rx_rdy
                                                = 0;
56
57
                                \mathbf{end}
                           end
58
                           START:
59
                           begin
60
                                d_ctr <= d_ctr + 1'b1;
rsr <= rsr << 1;
61
62
                                rsr[0] \ll rx;
63
                                if~(3,d7 = d_ctr)~begin
64
                                     next_state <= STOP;
                                     _{
m ctr}
                                              = 0;
66
                                end
67
                           \mathbf{end}
68
                           STOP:
69
70
                           begin
71
                                if (STOP\_BIT == rx) begin
                                     dout_rdy <= 1;
72
73
                                     dout
                                            <= rsr;
74
                                next\_state <= IDLE;
75
                                rx rdy \ll 0;
76
                           end
77
                      endcase
78
```

```
end
79
                else
80
                     was bclk <= bclk;
81
           end
82
       end
83
84 endmodule
_{1} module \mathrm{tx\_ctl}(
       input
                          clk,
       input
                          rst,
3
4
       input
                          bclk,
       {\bf input}
                [7:0]
                          \dim ,
6
       input
                          \dim_{-} rdy,
       output
9
                          tx,
10
       output
                          tx_rdy
11 );
12
13
       reg wr = 0;
       reg rd = 0;
14
15
       reg en = 0;
16
       wire [7:0] fifo_dout;
17
18
19
       fifo tx fifo(
20
           .clk(clk),
           .\,\mathrm{rst}\,(\,\mathrm{rst}\,) ,
22
23
           .rd (rd),
24
           .wr (wr),
25
            /* On next clk data is in memory. */
26
           .din(din),
27
28
29
            .full (fifo_full),
           .empty(fifo_empty),
30
31
           /st On next clk after the rd signal data is in dout. st/
32
            .dout (fifo dout)
       );
33
34
       tx tx mod(
35
           . clk ( clk ) ,
36
           . rst(rst),
38
            .bclk(bclk),
39
           /* Data to transmit. */
40
            .din(fifo_dout),
41
42
           /* Data ready to transmit. */
           .din rdy(en),
43
           /* TX-pin */
44
45
            .tx(tx),
           /* Transmitter is ready ( 1 ), is busy ( 0 ). */
46
47
            . tx_rdy(tx_rdy)
       );
48
49
       /{*}\ Read\ data\ from\ buffer\ to\ thr\ for\ transmission\,.
50
51
       always @( posedge clk )
52
           if (rst ) begin
53
                rd \ll 0;
54
55
           end
            else if (rd ) begin
56
                rd \ll 0;
57
58
           end
           /{*}\ \ \textit{If fifo isn't empty, tx ready for transmission and no writing}
59
             *\ we\ can\ read\ from\ fifo\ .
60
61
             * Need tx_rdy to be in untill next transmission.
62
            else if( !fifo_empty && tx_rdy && !wr ) begin
63
                rd \ll 1;
64
           end
65
66
           else
                rd \ll 0;
67
68
       /* Write data from input to fifo-buffer.*/
70
       always @( negedge clk )
71
```

```
if (rst ) begin
                  \operatorname{wr} \stackrel{\cdot}{<=} 0;
73
74
                  en \ll 0;
75
             else begin
76
77
              * If fifo isn't full, input data is enabled and no reading
78
              *\ we\ can\ write\ to\ fifo .
79
80
                  if( din_rdy && !fifo_full && !rd )
81
82
                       wr <= 1;
                  else
83
                       wr \ll 0;
84
                  if ( rd )
86
87
                       en \leq 1;
                  _{
m else}
88
                       en \leq 0;
89
            end
90
91 endmodule
1 module tx (
       input
                          clk,
2
       input
3
                         rst,
                          bclk,
5
       input
                  [7:0] din,
6
       input
       input
                          din_rdy,
8
9
       output
                 \mathbf{reg}
                         tx_rdy
10
       output reg
11
12);
13
                                 = 3'd0;
       {\bf local param} \ \ {\bf IDLE}
14
       {\bf local param \ START}
                                = 3' d1;
15
       localparam TRANSMIT = 3'd2;
16
       {\bf local param} \ \ {\bf STOP}
                                 = 3' d4;
17
18
       localparam WAIT
                                 = 3'd5;
19
       localparam START BIT = 1'b0;
20
       localparam STOP \overline{B}IT = 1'b1;
21
22
       {\bf localparam~WAIT\_TIME\_IN\_BAUDS} = 30;
24
       reg [7:0] thr
25
       reg [7:0] tsr
26
       reg [4:0] wait_time = 0;
27
28
       reg
             [3:0]
                    dctr
                                  = 0;
       reg [2:0] next state = 0;
29
       reg [2:0] was_state = 0;
30
31
       reg [2:0] state
                                  = 0;
                    was_bclk
                                  = 0;
       reg
32
33
       reg
                    tx_en
                                  = 0;
                    rdy
                                  = 0;
34
       reg
35
       always @(negedge clk or posedge rst)
36
             if (rst)
37
                  \mathtt{state} \; = \; \mathtt{IDLE} \, ;
38
39
                  if (!bclk && was_bclk)
40
41
                       state = next_state;
42
      always @(negedge clk or posedge rst)
43
           if (rst) begin
44
                  tx en = 0;
45
                       = 0;
46
                  thr
47
           end
           else begin
48
                 if \ (\dim_{-} \operatorname{rdy} \ \& \ !\operatorname{rdy}) \ \mathbf{begin}
49
                       tx^{-}rdy = 0;
50
                       th\bar{r} = din;
51
52
                       tx_en = 1;
                       rdy
53
                               = 1;
                end
54
                 else
                      if \ (was\_state == IDLE \ \&\& \ state == START) \ \ \textbf{begin}
56
57
                            tx_en = 0;
```

```
58
                         \mathbf{if} \ (\mathbf{was\_state} = \mathbf{WAIT} \ \&\& \ \mathbf{state} = \mathbf{IDLE}) \ \mathbf{begin}
59
60
                                tx_rdy = 1;
                                rdy = 0;
61
62
                         end
63
             end
64
65
         always @(posedge clk or posedge rst)
66
               if (rst) begin
67
                    {\tt next\_state} \, < = \, {\tt IDLE} \, ;
68
                    wait_time <= 0;
69
                    was_bclk \ll 0;
70
                     dctr
                                   <= 0;
                    thr
                                   <= 0;
72
                                   <= 1;
73
                    tx_rdy
               end
75
76
               else begin
                    was state <= state;
77
                     if (bclk & !was_bclk) begin
78
                          was_bclk <= bclk;
79
                          case ( state )
80
                               IDLE:
81
82
                                      if (tx en) begin
                                           next\_state <= START;
83
84
                                           tsr
                                                        <= thr;
85
                                      end
                                START:
86
                                begin
                                     next_state <= TRANSMIT;
88
                                                  <= START_BIT;
89
                                      tx
                                end
                                TRANSMIT:
91
92
                                begin
                                      tx \ll tsr[0];
93
                                      t\,s\,r\ <=\ t\,s\,r\ >>\ 1\,;
94
                                      \mathtt{dctr} \mathrel{<=} \mathtt{dctr} + \mathtt{1'b1};
95
                                      if (8 = dctr) begin
96
97
                                           next_state <= STOP;</pre>
                                           dctr
                                                      = 0;
98
                                      end
99
                                end
100
                                STOP:
101
                                begin
102
103
                                     next_state <= WAIT;
                                              <= STOP_BIT;
                                     tx
104
                                end
105
                                /*\ \textit{Need to wait between words sending}\,.
106
107
                                WAIT:
108
                                begin
109
                                      \label{eq:wait_time} \begin{array}{l} wait\_time <= \ wait\_time + \ 1\,\mbox{'b1}\,; \\ \mbox{if (wait\_time} == \ WAIT\_TIME\_IN\_BAUDS) \ \mbox{begin} \end{array}
110
111
                                           {\tt next\_state} \mathrel{<=} {\tt IDL\overline{E}};
112
                                           wait\_time \ <= \ 0\,;
113
                                      \mathbf{end}
114
                                end
115
                          endcase
116
117
                    else
118
                          was_bclk <= bclk;
119
120
               \mathbf{end}
121
122 endmodule
 _{\rm 1} /* Read and write on posedge clk.
 _2 * Set states of fullness and emptiness by negedge.
 3 */
 4 module fifo #(
         parameter DEPTH = 16,
 5
         \mathbf{parameter} \ \ \mathrm{CAPACITY} = 8
 6
 7 ) (
                                                     clk,
 8
         input
 9
         input
                                                     rst,
 10
         input
                                                     rd,
11
12
         input
                                                     wr,
```

```
input
                        [CAPACITY-1:0]
                                               din,
13
14
                                               full.
15
       output
16
       output
                                               empty,
                   \mathbf{reg} \ [\text{CAPACITY-1:0}]
       output
                                               dout
17
18);
19
20
       integer i;
       localparam WRITE = 0;
21
       localparam READ = 1;
22
23
       reg [CAPACITY-1:0]
                                      mem [DEPTH-1:0];
24
       reg [\$clog2(DEPTH) - 1:0] raddr
                                                = 0;
25
26
       reg [\$clog2(DEPTH) - 1:0] waddr
27
28
       reg state;
       reg fifo full;
29
       reg fifo_empty;
30
31
       assign empty = fifo_empty;
32
       assign full = fifo_full;
33
34
       always @( posedge clk or posedge rst ) begin
35
36
            if (rst ) begin
37
                  for (i = 0; i \le DEPTH-1; i = i + 1)
                    mem[i] <= 0;
38
                  waddr
39
                             <= 0;
                  raddr
                              <= 0;
40
                              <= 0;
41
                  dout
42
            end
            else begin
43
                  if ( \ \mathrm{wr} \ \& \ ! \ \mathrm{fifo} \_\mathrm{full} \ ) \ \mathbf{begin}
44
                      mem[waddr] <= din;
45
                                    \leq  waddr+1'b1;
                       waddr
46
47
                       state
                                    \langle = WRITE;
48
                  \mathbf{else} \ \mathbf{if} \, ( \ \mathrm{rd} \ \& \ !\, \mathrm{empty} \ ) \ \mathbf{begin}
49
                       \quad dout \ <= mem[\,raddr\,]\,;
50
                       raddr \ll raddr + 1, b1;
51
                       state <= READ;
52
53
                  \mathbf{end}
            end
54
       \mathbf{end}
55
56
       always @( negedge clk or posedge rst )
57
58
             if (rst ) begin
                  fifo full <= 0;
59
                  fifo_empty <= 1;
60
            end
61
            else
62
                  case( state )
63
                      READ:
64
                       begin
65
                            fifo full \leq 0;
66
                            if(\overline{w}addr = raddr)
67
                                 fifo\_empty <= 1;
68
69
                                 fifo\_empty <= 0;
70
71
                      end
                      WRITE:
72
                       begin
73
74
                            fifo_empty <= 0;
                            if ( waddr == raddr )
75
                                 fifo\_full <= 1;
76
77
                                 fifo\_full <= 0;
78
                      end
79
                  endcase
80
81
{\bf 82}\,\, {\bf end module}
_{1} /* Generates bauds. */
_2 /* For 9600 bps 8N1 - (10417) 9600 bauds. */
з module baud gen #(
       parameter BAUDRATE = 9600
4
5 )
6 (
                            clk,
       input
```

```
input
 8
                                                    rst,
 9
              output
                                   reg
                                                      bclk
10
11 );
              \mathbf{reg} \ [16:0] \ \mathtt{ctr} \ = \mathtt{BAUDRATE};
12
13
              {\bf always} \ @(\ {\bf posedge} \ {\tt clk} \ ) \ {\bf begin}
14
                   if ( rst )
15
                       ctr <= BAUDRATE;
16
17
                        if(ctr == BAUDRATE)
18
                       \begin{array}{c} \operatorname{bclk} \ \mathrel{<=} \ 1; \\ \operatorname{\mathbf{else}} \ \operatorname{\mathbf{if}} ( \ \operatorname{ctr} \ \mathrel{\mathop{==}} \ \operatorname{BAUDRATE}/2 \ ) \\ \operatorname{bclk} \ \mathrel{<=} \ 0; \end{array}
19
20
22
                        if(ctr = 0)
23
                                 ctr <= BAÚDRATE;
                        else
25
                                 {\rm ctr} \; <= \; {\rm ctr} \; - \; 16\,{}^{{}^{\flat}}{\rm d}1\,;
26
27
28
_{\rm 29}\ end module
```

Вывод

B ходы выполнения лабораторной работы были исследованы принципы работы последовательных интерфейсов I/O и в результате разработан универсальный асинхронный интерфейс UART.