Университет ИТМО

Кафедра вычислительной техники

ОТЧЁТ ПО ЛАБОРАТОРНОЙ РАБОТЕ № 2 ПО ДИСЦИПЛИНЕ: "Схемотехника ЭВМ" Вариант №5

Студенты: Куклина М.Д. Кириллова А.А.

Преподаватель:


Содержание

- 1. Цели работы.
- 2. RTL модель.
- 3. Временные диаграммы.
- 4. Листинг.
- 5. Вывод.


Цели работы


- 1. Знакомство с принципами работы последовательных интерфейсов ввода/вывода: I2C, SPI, UART.
- 2. Изучение основ разработки аппаратных контроллеров периферийных устройств.
- 3. Изучение основ работы с цифровыми датчиками.

RTL модель



Временные диаграммы





Листинг

```
_{1} /* Top\ module. */
2 module ctl(
       input
                           clk,
3
       input
                           rst,
5
        /* UART interface. */
6
       input
                           rx,
       input
8 //
                           cts,
9
10
       output
                           tx,
       output
                           rts,
11 //
12
        /* Nexys interface.*/
13
       input
14
                               sw.
       output reg[7:0]
                               led
15
16);
17
       wire [7:0] dout_uart;
18
       wire [7:0] dout_io;
19
       wire tx_en;
wire tx_rdy;
wire d_rdy;
20
21
22
23
       io_ctl io_ctl(
24
            . clk(clk),
25
26
            . rst(rst),
27
            .sw(sw),
28
            .din(dout_uart),
30
            .d_rdy(d_rdy),
31
            .tx_rdy(tx_rdy),
32
33
            .dout(dout_io),
34
            .\operatorname{tx\_en}(\operatorname{tx\_en}) // dout_io is ready.
35
       );
36
37
       uart_ctl uart_ctl(
38
39
            .clk(clk),
40
            . rst(rst),
41
42
43
            .rx (rx),
            . din (dout_io),
44
            .tx_en(tx_en),
46
```

```
.tx (tx),
47
             .dout(dout uart),
48
49
             .d_rdy(d_rdy)
             .tx_rdy(tx_rdy)
50
       );
51
52
         always @( negedge clk )
53
54
               if ( rst )
                       led \ll 0;
55
               else if( d_rdy )
56
                  led <= dout_uart;</pre>
57
58
59
60 endmodule
_{1} module io_ctl(
       input
                                 clk,
       input
                                 rst.
3
        /* SW = 0: echo-mode. SW = 1: send 'Hello world! | r | n'. */
4
5
       input
                                 sw,
       /* Data from uart.*/
6
                  [7:0]
       input
                                 din,
8
       input
                                 d rdy,
       input
9
                                 tx_rdy,
        /* Data to uart. */
10
       output reg[7:0]
output reg
                                 dout,
11
12
                                tx_en
13 );
       localparam TIME
                                  = 100000;
14
        \begin{array}{ll} \textbf{localparam} & \textbf{ECHO}\_\textbf{MODE} = \ 0 \,; \end{array}
15
        localparam SEND MODE = 1;
16
17
18
       reg [7:0] data [14:0];
       reg [3:0] d_ctr = 0;
19
       reg [26:0] tm_ctr
20
                                 = 0;
21
       reg was_d_rdy
                                 = 0;
22
23
        wire tx_flag;
24
        25
26
       27
                                                 = "e";
                                                              data[2] = "l";
28
                  data[3] = "l"; data[4] = "o";
                                                              data[5] = ", ";
                  data[6] = " "; data[7] = "w";
data[9] = "r"; data[10] = "l";
                                                              data[8]
                                                                         = "o";
30
                                                              data[11] = "d";
31
                  data[12] = "!"; data[13] = 8'h0D; data[14] = 8'h0A;
32
33
34
       always @( negedge clk or posedge rst )
35
             if (rst ) begin
36
37
                   tx\_en \quad <= \ 0\,;
                   \begin{array}{lll} dout & <= 0; \\ d\_ctr & <= 0; \end{array}
38
39
                   was_d_rdy \le 0;
40
            end else
41
42
                   case ( sw )
                        ECHO MODE:
43
                              if(d_rdy \&\& !was_d_rdy) begin
44
                                 \begin{array}{ccc} \operatorname{dout} & <= & \operatorname{din}; \\ \operatorname{tx\_en} & <= & 1; \end{array}
                                  tx_en
46
47
                                 was_d_rdy \le d_rdy;
                              \mathbf{end}
48
                              else begin
49
                                             <= 0;
50
                                 {
m tx\_en}
                                  was_d_rdy \le d_rdy;
51
52
                            end
                        SEND_MODE:
53
                            \overline{\text{begin}}
54
                                  if(tx_flag) begin
55
                                       tx en <= 1;
56
                                       \overline{dout} \le data[d_ctr];
57
58
                                       {\tt d\_ctr} \mathrel{<=} {\tt d\_ctr} + 1;
59
                                  \mathbf{else} \ \mathbf{if} (\ \mathbf{d\_ctr} == 15 \ ) \ \mathbf{begin}
60
                                       tx_en <= 0;
                                       \mathrm{d}_-^-\mathrm{ctr} \, <= \, 0\,;
62
63
                                 end
```

```
\mathbf{end}
64
                   endcase
65
66
       always @( posedge clk or posedge rst ) begin
67
68
                  if ( rst )
69
                       tm_ctr <= 0;
                  else i f(sw = SEND_MODE) begin
70
                       if(tm_ctr = TIME)
71
72
                            tm_ctr <= 0;
73
                            tm_ctr \le tm_ctr + 1;
74
75
                  \mathbf{end}
       end
76
77
78 endmodule
_{1} module uart_ctl(
       input
                            clk,
       input
                            rst,
3
       input
                            rx,
5
6 //
       input
                            rts,
       // Data to send. input [7:0] din,
8
9
10
        // Enable transmission ( data ready ).
       input
                           tx_en,
11
12
13
       // Transmission wire.
       output
14
                            tx,
       output
15 //
16
       // Received data.
17
       output [7:0] dout,
18
       // Receive ends; data ready.
19
20
       output
                           d_rdy,
       // Controller ready for transmission.
21
                           tx_rdy
       output
22
23 );
24
                  bclk;
25
       wire
26
       baud\_gen\ baud\_gen(
27
28
            . clk ( clk ) ,
            .rst(rst),
29
30
            .bclk(bclk)
31
       );
32
33
       rx_mod rx_mod(
           . clk (clk),
. rst (rst),
35
36
            .bclk(bclk),
37
            .rxd(rx),
38
39
            .dout (dout),
40
            .d_rdy (d_rdy)
41
42
43
44
       tx_ctl tx_ctl(
            . clk (clk),
. rst (rst),
45
46
            .bclk(bclk),
48
            .\,\mathrm{din}\,(\,\mathrm{din}\,)\;,
49
            .tx_en (tx_en),
51
52
             . \operatorname{txd}(\operatorname{tx}),
            .tx_rdy(tx_rdy)
53
       );
54
56 endmodule
1 // rxd --- ( d0 d1 d2 d3 d4 d5 d6 d7 ) --- > dout [ d7 d6 d5 d4 d3 d2 d1 d0 ]
_{2}\;\mathbf{module}\;\;\mathrm{rx}\underline{\quad}\mathrm{mod}(
                           clk,
       input
3
                           rst ,
       input
                           bclk,
5
       input
```

```
input
                          rxd,
6
                 [7:0] dout,
8
       output
9
       output reg
                          d rdy
10);
11
       localparam STARTBIT = 0;
12
       localparam STOPBIT = 1;
13
14
                                = 2'b00;
       localparam IDLE
15
       localparam START
                             = 2' b01;
16
       localparam STOP
                                = 2' b10;
17
18
19
       reg [7:0] rhr
                                 = 0;
       reg [2:0] d_ctr
reg [1:0] state
                                 = 0;
20
                                 = 0;
21
       reg [1:0] next state = 0;
23
       assign dout = rhr;
24
25
        always @( negedge bclk or posedge rst ) begin
26
27
            if ( rst )
                 state \leq 0;
28
            else
29
30
                 state <= next state;
        end
31
32
       always @( posedge bclk or posedge rst )
33
            if (rst )begin
34
                 rhr <= 0;
d_ctr <= 0;
d_rdy <= 0;
35
36
37
            end else
38
                 case ( state )
39
                      IDLE:
40
41
                      begin
                           d_r dy <= 0;
42
                            i\overline{f}(\text{rxd} = \text{STARTBIT}) begin
43
                                next_state <= START;
44
                           \mathbf{end}
45
                      \mathbf{end}
46
                      START:
47
48
                           begin
49
                                d_ctr <= d_ctr + 1'b1;
                                 /\overline{/r}hr = \{ \overline{rxd}, rhr[6:0] \};
50
                                rhr <= rhr << 1;
rhr[0] <= rxd;
51
52
                                 if(d_ctr = 3'd7) begin
53
                                     next_state <= STOP;</pre>
                                               = 0;
                                     _{
m ctr}
55
                                end
56
                           \mathbf{end}
57
                      STOP:
58
59
                           begin
                                 if (rxd = STOPBIT) begin
60
                                     d\_rdy \ <= \ 1;
61
62
                                 \mathbf{end}
                                 {\tt next\_state} \ <= \ {\tt IDLE} \, ;
63
                           end
64
                 endcase
65
66
67 endmodule
_{1} module tx\_ctl(
                            clk,
2
       input
       input
                           rst,
3
4
       input
                            bclk,
                 [7:0]
       input
                           din,
6
                                     // din ready
       input
                           {\rm tx\_en}\;,
8 //
          input
                              cts,
9
10
       output
                           txd,
       output
                           tx rdy // 0 -- in process of transmission, 1 otherwise.
11
12);
13
       reg wr = 0;
14
       reg rd = 0;
15
```

```
reg en = 0;
16
17
       wire [7:0] fifo dout;
18
19
20
21
       fifo tx_fifo(
           . clk (clk),
22
23
           . rst(rst),
24
           .rd (rd),
25
26
           .wr(wr),
           /* On next clk data is in memory. */
27
28
           . din (din),
29
           .full (fifo_full),
30
31
           .empty(fifo_empty),
           /* On next clk after the rd signal data is in dout. */
           .dout (fifo_dout)
33
34
      );
35
      tx_mod tx_mod(
36
           .clk(clk),
37
           .rst(rst),
38
39
40
           .bclk(bclk),
           /* Data to transmit. */
41
42
           .din(fifo_dout),
           /{*}\ Data\ ready\ to\ transmit.\ */
43
           .tx_en(en),
/* TX-pin */
44
45
           .txd(txd),
46
           /* Transmitter is ready ( 1 ), is busy ( 0 ). */
47
           .tx rdy(tx rdy)
48
       );
49
50
       /{*}\ \textit{Read data from buffer to thr for transmission}\,.
51
52
       always @( posedge clk )
53
           if( rst ) begin
54
55
                rd <= 0;
           \mathbf{end}
56
           else if (rd ) begin
57
58
                rd \ll 0;
59
           end
           /{*}\ If\ fifo\ isn\ {\it 't\ empty}\ ,\ tx\ ready\ for\ transmission\ and\ no\ writing
60
61
            * we can read from fifo.
            * Need tx_rdy to be in untill next transmision.
62
63
           else if( !fifo_empty && tx_rdy && !wr ) begin
                rd \ll 1;
65
           end
66
67
           else
                rd \ll 0;
68
69
70
       /* Write data from input to fifo-buffer.*/
71
72
       always @( negedge clk )
           if (rst ) begin
73
74
                wr <= 0;
                en \ll 0;
75
           end
76
77
           else begin
78
           * If fifo isn't full, input data is enabled and no reading
79
           *\ we\ can\ write\ to\ fifo.
81
                if( tx_en && !fifo_full && !rd )
82
                     wr \ll 1;
83
                else
84
85
                    wr \ll 0;
86
                if ( rd )
87
88
                     en <= 1;
                _{
m else}
89
                    en \ll 0:
90
           end
91
92 endmodule
```

```
_{1} // din | d7 d6 d5 d4 d3 d2 d1 d0 | > txd — ( d7 d6 d5 d4 d3 d2 d1 d0 ) —>
2 module tx_mod(
                             clk.
3
       input
        input
                             rst,
4
5
6
        input
                             bclk,
                  [7:0]
        input
                             din,
7
        /* Data ready for transmission.*/
        input
9
                             tx en,
10
11
        output
                    reg
                             txd.
12
        output
                    reg
                             tx\_rdy // 0 — in process of transmission, 1 otherwise.
13);
        localparam IDLE
                                  = 2' b00;
15
                                  = 2' b01;
        {\bf local param} \ {\bf START}
16
        localparam TRANSMIT = 2'b10;
17
        localparam STOP
                                  = 2'b11;
18
19
        localparam READY
                                  = 1'd1;
20
21
         \begin{array}{ll} \textbf{localparam} & \text{START\_BIT} = \ 0 \,; \end{array}
22
        localparam STOP \overline{B}IT = 1;
23
24
25
        reg [1:0] next state = IDLE;
        reg [1:0] state = IDLE;
26
27
        reg [1:0] was_state = IDLE;
                              = 0;
        reg [2:0] d_ctr
28
       reg [7:0] tsr
                                  = 0;
29
30
        reg [7:0] thr
                                  = 0;
31
        reg rstate = 0;
32
33
34
35
        always @( posedge clk or posedge rst )
             if (rst ) begin
36
                             = IDLE;
                  rstate
37
38
                  tx_rdy
                               = 1:
                   was_state = IDLE;
39
40
             end
             _{
m else}
41
                  case ( rstate )
42
                        IDLE:
43
                             if \left( \begin{array}{cc} tx\_en \end{array} \right) \ \mathbf{begin}
44
                                  tx_r^- rdy = 0;
45
46
                                   rstate = READY;
                             \mathbf{end}
47
48
                             else
                                   tx_rdy = 1;
                        READY:
50
                             if ( \  \, state = IDLE \, \&\& \, \, was\_state = STOP \, \, ) \, \, \, begin \, \,
51
                                   \begin{array}{ll} tx\_rdy & = 1; \\ rstate & = IDLE; \end{array}
52
53
54
                                   was\_state = state;
55
                             else
56
57
                                   was_state = state;
                  endcase
58
59
        always @( posedge bclk )
60
             if ( rst )
61
62
                  state \ll 0;
             _{
m else}
63
                  \mathtt{state} \, <= \, \mathtt{next\_state} \, ;
64
65
        always @( negedge bclk or posedge rst ) begin
66
               if (rst)begin
67
                  d\_ctr \ <= \ 0\,;
68
                  _{\rm txd}^{-}
                         <= 1;
69
70
                   t\,s\,r
                           <= 0;
             \mathbf{end}
71
             else
72
                  case ( state )
73
                        IDLE:
74
                             if (~!\,\mathrm{tx\_rdy}~)~begin
75
                                   next_state <= START;</pre>
76
                                                  <= din;
77
                                   tsr
                             end
78
```

```
START:
79
                               begin
80
                                     {\tt next\_state} \, <= \, {\tt TRANSMIT};
81
                                                  <= START BIT;
                                     \operatorname{txd}
82
                               end
83
                          TRANSMIT:\\
                               begin
85
                                     {\rm d\_ctr} \, < = \, {\rm d\_ctr} \, + \, 1;
86
                                     \begin{array}{lll} \overline{txd} & <= \ t\overline{sr} \, \left[ \, 0 \, \right]; \\ tsr & <= \, \left\{ \ 1 \, 'b0 \, , \ tsr \, \left[ \, 7 \colon 1 \, \right] \ \right\}; \end{array}
87
88
                                      if( d_ctr == 3'd7 ) begin
 89
                                           next_state <= STOP;
90
91
                                           _{
m ctr}
                                                     = 0;
                                     \mathbf{end}
                               end
93
                          STOP:
94
                               begin
95
                                     next\_state <= IDLE;
96
                                             <= STOP_BIT;
97
                                     _{\mathrm{txd}}
                               \mathbf{end}
98
                    endcase
99
100
          end
101 endmodule
 _{1} /* Read and write on posedge clk.
 2 * Set states of fullness and emptiness by negedge.
 3 */
 4 module fifo #(
         parameter DEPTH = 16,
 5
         parameter CAPACITY = 8
 6
 7 ) (
                                                     clk,
         input
 8
 9
         input
                                                     rst,
10
                                                     rd,
11
         input
 12
         input
                                                     wr,
                           [CAPACITY-1:0]
         input
                                                     din,
13
14
15
         output
                                                     full,
                                                     empty,
         output
16
                     reg [CAPACITY-1:0]
17
         output
                                                     dout
18);
19
20
         integer i;
         localparam WRITE = 0;
21
22
         localparam READ = 1;
23
         reg [CAPACITY-1:0]
                                          mem [DEPTH-1:0];
24
         reg [$clog2(DEPTH) -1:0] raddr
                                                     = 0;
25
         reg [\$clog2(DEPTH) - 1:0] waddr
26
27
28
         reg state;
         reg fifo_full;
29
         \mathbf{reg} \ \mathrm{fifo}\_\mathrm{empty}\,;
30
31
         assign empty = fifo_empty;
32
         assign full = fifo_full;
33
34
         always @( posedge clk or posedge rst ) begin
35
36
               if (rst ) begin
                    for (i = 0; i \le DEPTH-1; i = i + 1)
37
                        mem[i] \le 0;
38
                    waddr
                               <= 0;
39
                                 <= 0;
                    raddr
40
41
                    dout
                                  <= 0;
               \mathbf{end}
42
43
               else begin
                    if( wr & !fifo_full ) begin
44
                          mem[waddr] <= din;
45
                                        \leq waddr+1'b1;
                          waddr
46
                          state
                                         <= WRITE;
47
                    end
48
                    \mathbf{else} \quad \mathbf{if} \, ( \  \, \mathrm{rd} \, \, \& \, \, \, ! \, \mathrm{empty} \, \, \, ) \, \, \, \mathbf{begin}
49
                          dout <= mem[raddr];
50
                          raddr \ll raddr + 1, b1;
51
52
                          state \le READ;
                    end
53
54
              end
```

```
55
       \quad \mathbf{end} \quad
56
       always @( negedge clk or posedge rst )
57
             if (rst ) begin
58
                  fifo_full <= 0;
fifo_empty <= 1;
59
60
             end
61
             _{
m else}
62
                  case ( state )
63
                       READ:
64
                       begin
65
66
                             fifo\_full <= 0;
                             if(waddr = raddr)
67
                                  fifo\_empty <= 1;
69
                                  fifo\_empty <= 0;
70
71
                       \mathbf{end}
                       WRITE:
72
                       _{\rm begin}
73
74
                             fifo_empty <= 0;
                             if( waddr = raddr )
75
                                  fifo\_full <= 1;
76
77
                                  fifo\_full <= 0;
78
79
                       end
                  endcase
80
81
82 endmodule
```

Вывод

B ходы выполнения лабораторной работы были исследованы принципы работы последовательных интерфейсов I/O и в результате разработан универсальный асинхронный интерфейс UART.