## Университет ИТМО

Кафедра вычислительной техники

Отчёт по лабораторной работе № 2 по дисциплине: "Схемотехника ЭВМ" Вариант №5

Студенты: Куклина М. Кириллова А.

Преподаватель: Баевских А.


## Содержание

- 1. Цели работы.
- 2. RTL модель.
- 3. Временные диаграммы.
- 4. Листинг.
- 5. Вывод.


# Цели работы

- 1. Знакомство с шинной организацией вычислительных систем.
- 2. Знакомство с методами использования адресного пространства в вычислительной системе с шинной организацией.
- 3. Изучение принципов подключения цифровых блоков в состав вычислительной системы посредством системного интерфейса.

# RTL модель



## Временные диаграммы



#### Листинг

```
1 module uart_ctl(
      input
                      clk,
2
      input
3
                      rst,
      /* I/O buses. */
5
      input
6
      /* Data to send. */
8
      input [7:0] din,
9
      /* Data to send is ready. */
10
      input
                     \dim_{rdy},
11
12
      output
13
      /* Received data. */
14
15
      output [7:0] dout,
      /{*}\ Receive\ ends\,;\ data\ ready\,.\ */
16
      output dout_rdy
17
      18
                        tx\_rdy
19
20);
21
      wire
              bclk;
22
      baud_gen baud_gen(
24
          . clk (clk),
25
          .rst(rst),
26
27
          .bclk(bclk)
     );
29
30
      rx_ctl rx_ctl(
         .clk (clk),
32
33
          .rst (rst),
34
          .bclk(bclk),
35
          . rx (rx),
37
          .dout (dout),
38
          .dout_rdy(dout_rdy)
      );
40
41
      tx_ctl tx_ctl(
42
         .clk (clk),
43
          .rst (rst),
44
          . bclk (bclk),
45
46
47
          . din
                (din),
          .din_rdy(din_rdy),
48
49
                (tx),
50
          .tx_rdy(tx_rdy)
51
53
54 endmodule
```

```
1 module rx(
                               clk,
        input
 2
 3
        input
                               rst,
                               bclk,
 4
        input
        input
 5
                               rx,
 6
        output reg[7:0] dout,
 7
                               {\rm dout\_rdy}
        output reg
9);
10
        localparam START_BIT = 0;
11
12
        localparam STOP\_BIT = 1;
13
        localparam IDLE
                                  = 2' d0;
        localparam START
                                  = 2'd1;
15
        localparam STOP
                                  = 2'd2;
16
17
18
        \mathbf{reg} \ [7:0] \ rsr = 0;
19
20
                              = 0;
        reg [2:0] d_ctr
21
        reg [1:0] next_state = 0;
reg [1:0] state = 0;
22
23
24
25
        reg was bclk = 0;
26
27
        always @(negedge clk or posedge rst) begin
28
             if (rst)
29
                   state <= IDLE;
30
             else
31
                   if (!bclk && was_bclk)
32
                        state <= next state;
33
        end
34
35
        always @(posedge clk or posedge rst) begin
36
             if (rst) begin
37
38
                   next_state <= 0;
                   was_bclk
                                <= 0;
39
                   \mathtt{dout\_rdy}
                                 <= 0;
40
41
                   d_ctr
                                 <= 0;
                                 <= 0;
                   rsr
42
                                 <= 0;
43
                   dout
44
             end
             else begin
45
                   if (bclk && !was_bclk) begin
46
                        was_bclk \le \overline{b}clk;
47
                        case (state)
48
                             IDLE:
                             begin
50
                                   dout_rdy <= 0;
51
                                   if (START BIT == rx) begin
52
                                        next_state <= START;
53
54
                                   end
                             end
55
                             START:
56
57
                             begin
                                   \begin{array}{lll} {\rm d\_ctr} & <= {\rm d\_ctr} + 1'b1; \\ {\rm rsr} & <= \left\{ \begin{array}{ll} {\rm rx} \, , & {\rm rsr} \left[ 7{:}1 \right] \end{array} \right\}; \ /\!/rsr << 1; \end{array}
58
59
                                   //rsr[0] \ll rx;
60
                                   if (3', d7 == d_ctr) begin
61
                                        {\tt next\_state} <= {\tt STOP};
62
                                        d_ctr
                                                   = 0;
63
                                   \mathbf{end}
64
                             end
                             STOP:
66
67
                             begin
                                   if \ (STOP\_BIT == rx) \ begin
68
                                        dout_rdy <= 1;
69
70
                                        dout
                                                   <= rsr;
71
                                   {\tt next\_state} \, < = \, {\tt IDLE} \, ;
72
73
                             end
                        endcase
74
                   end
75
                   else
76
                        was_bclk <= bclk;
77
78
             end
```

```
\mathbf{end}
80 endmodule
 1 module tx_ctl(
        input
                              clk,
        input
                              rst ,
                              bclk,
 5
        input
                   [7:0]
        input
                              din,
                              {\rm din\_rdy}\;,
        input
 7
        output
                              tx,
        output
                              ^{\rm tx\_rdy}
10
11 );
12
        \mathbf{reg} \ \mathrm{wr} \ = \ 0 \, ;
13
        reg rd = 0;
14
        reg en = 0;
15
        wire [7:0] fifo_dout;
16
17
18
        always @(negedge clk) begin
19
              if (rst) begin
20
                   wr = 0;
21
              end
22
              else begin
23
                  wr = tx_r dy;
24
                   rd = di\overline{n}_{rdy};
             end
26
        end
27
        always @(posedge \ clk) \ begin
28
              if (rst)
29
30
                  en = 0;
              else
31
32
                   en = rd;
33
        end
34
        */
35
36
        reg [1:0] state = 0;
37
38
      localparam IDLE = 0;
39
      localparam READ = 1;
40
      {\bf localparam}\  \, {\rm WRITE}\,=\,\,2\,;
41
      localparam SEND EN = 3;
42
43
44 always @(posedge clk)
        if (rst) begin
45
             rd \ll 0;
46
             wr \ll 0;
47
             en <= 0;
48
              \mathtt{state} \; \mathrel{<=}\; \mathrm{IDLE} \, ;
49
        end else
50
51
        case (state)
52
             IDLE:
             begin
53
                   rd \ <= \ 0\,;
54
                   wr \ll 0;
55
                   en <= 0;
56
57
                   if (tx_rdy && !fifo_empty)
                        state <= READ;
58
                   else if (din_rdy && !fifo_full)
    state <= WRITE;</pre>
59
60
             end
61
             READ:
62
             begin
63
                   rd <= 1;
64
                   state \le SEND_EN;
65
             end
66
             WRITE:
67
68
             begin
                   wr <= 1;
69
                   \mathtt{state} \; \mathrel{<=} \; \mathtt{IDLE} \, ;
70
             end
71
             SEND EN:
72
73
             begin
                  rd \ll 0;
74
                   en <= 1;
75
```

```
state <= IDLE;
76
            end
77
78
        endcase
79
        /st Write and read on negedge. st/
80
81
        fifo tx_fifo(
            . clk(clk),
82
83
             .rst(rst),
84
             .rd (rd),
85
86
             .wr(wr),
87
88
             .din(din),
             .full (fifo_full),
90
91
             .empty(fifo_empty),
             .dout (fifo_dout)
93
94
        );
95
        tx tx_mod(
96
97
             . clk (clk),
             .rst(rst),
98
99
100
             .bclk(bclk),
             /* Data to transmit. */
101
102
             .din(fifo_dout),
             /* Data \stackrel{-}{ready} to transmit. */
103
             din_rdy(en),
104
             /* TX-pin */
105
             //. din(din),
106
             //. din_r dy (din_r dy),
107
             . \operatorname{tx}(\operatorname{tx})
108
             /* Transmitter is ready ( 1 ), is busy ( 0 ). */
109
             .\,\mathrm{tx\_rdy}\,(\,\mathrm{tx\_rdy}\,)
110
111
        );
112
113 endmodule
 1 module tx(
 2
        input
                         clk,
        input
 3
                         rst,
 4
        input
                         bclk,
                  [7:0]
        input
                         din,
 6
        input
                         din_rdy,
        output
 9
                 reg
                         tx,
10
        output
                 reg
                         tx_rdy
11 );
12
                                = 3'd0;
13
        {\bf local param} \ \ {\bf IDLE}
        localparam START
                                = 3' d1;
14
        localparam TRANSMIT = 3'd2;
15
        localparam STOP
                                = 3'd3;
16
        localparam WAIT
                                = 3' d4;
17
18
        localparam START BIT = 1'b0;
19
        localparam STOP_BIT = 1'b1;
20
21
        {\bf localparam~WAIT\_TIME\_IN\_BAUDS} = ~30;
22
23
        reg [7:0] thr
                                  = 0;
24
             [7:0]
                                 = 0;
        reg
                    tsr
25
26
        reg
             [4:0]
                    wait_time
                                 = 0;
27
        reg [2:0] dctr
                                 = 0;
        reg [2:0]
                   state
                                 = 0;
28
29
        reg
                    was_bclk
                                 = 0;
                                 = 0;
        reg
                    tx en
30
                    was\_din\_rdy \,=\, 0\,;
31
        reg
33
       always @(negedge clk or posedge rst)
34
            if (rst) begin
35
                 tx_en = 0;
36
37
                  thr
                        = 0;
                      tx\_rdy = 1;
38
                      was\_din\_rdy = din\_rdy;
39
```

```
end
40
             else begin
41
                   if (din_rdy & !was_din_rdy) begin
42
                          tx_rdy = 0;
43
                          th\overline{r} = din;

tx\_en = 1;
44
 45
                          was_din_rdy = din_rdy;
46
47
                   end
                   else begin
48
                    if \ (was\_state == \mathit{IDLE} \ \mathit{EE} \ \mathit{state} \ == \mathit{START}) \ \mathit{begin}
49
                               tx_en = 0;
50
                    end
51
                     if (state == IDLE)
52
                          tx_rdy = 1;
                          was\_din\_rdy = din\_rdy;
54
55
                    end
             end
56
              */
57
58
         always @(posedge clk or posedge rst)
59
               if (rst) begin
60
                    \mathtt{state} \, <= \, \mathtt{IDLE} \, ;
61
                    wait\_time \ <= \ 0\,;
62
                                   <= 0;
                    detr
63
64
                    t\,s\,r
                                   <= 0;
                                   <= 1;
                    tx
65
66
                    tx\_rdy
                                   <= 1;
               end
67
               else begin
68
                    if (IDLE == state && din_rdy) begin
 69
                          state <= START;
70
                                        <= din;
71
                          tsr
                          tx rdy
                                        <= 0;
                          was_bclk
                                       \leq bclk;
73
74
                    end
75
                    else
                          if \ (\,bclk \ \& \ !\,was\_bclk\,) \ \mathbf{begin}
76
77
                                was_bclk = bclk;
                                case (state)
78
                                     START:
79
                                     _{\rm begin}
80
                                           state <= TRANSMIT;</pre>
81
                                                         <= START_BIT;
82
                                           tx
                                     \mathbf{end}
83
                                     TRANSMIT:
84
 85
                                     begin
                                                 <= tsr[0];
                                           tx
86
                                           tsr \ll tsr \gg 1;
87
                                           \mathtt{dctr} \mathrel{<=} \mathtt{dctr} + \mathtt{1'b1};
                                           if (7 = dctr) begin
89
                                                \mathtt{state} \, <= \, STOP;
90
                                                dctr
91
                                           end
92
93
                                     end
                                     STOP:
94
                                     begin
95
                                           \mathtt{state} \; \mathrel{<=}\; W\!A\!I\!T;
96
                                                         <= STOP_BIT;
97
                                           tx
98
                                     end
                                     WAIT:
99
                                     _{
m begin}
100
                                           wait\_time \le wait\_time + 1'b1;
101
                                           if (wait_time = WAIT_TIME_IN_BAUDS) begin
102
                                                \mathtt{state} \; \mathrel{<=}\; \mathtt{IDLE} \, ;
103
104
                                                wait\_time \ <= \ 0\,;
                                                tx\_r\overline{d}y
                                                               <= 1;
105
                                           \mathbf{end}
106
                                     end
107
                               endcase
108
                          end
109
110
                                was_bclk <= bclk;
111
112
               end
113
114 endmodule
 1 /* Read and write on posedge clk.
 _{\rm 2} * Set states of fullness and emptiness by negedge.
```

```
3 */
4 module fifo #(
       parameter DEPTH = 16,
5
       parameter CAPACITY = 8
6
7 ) (
       input
                                             clk,
8
       input
                                             rst,
9
10
       input
                                             rd,
11
       input
                                             wr,
12
                       [\operatorname{CAPACITY} - 1 \colon\! 0\,]
13
       input
                                             din,
14
                                             full,
15
       output
16
       output
                                             empty,
       output
                  reg [CAPACITY-1:0]
                                             dout
17
18);
19
       integer i:
20
       localparam WRITE = 0;
21
       localparam READ = 1;
22
23
       reg [CAPACITY-1:0]
                                    mem [DEPTH-1:0];
24
       reg [\$clog2(DEPTH) - 1:0] raddr
                                              = 0;
25
       reg [\$clog2(DEPTH) - 1:0] waddr
26
27
       reg state;
28
29
       \mathbf{reg}\ \mathrm{fifo}\,\_\,\mathrm{full}\,;
       reg fifo_empty;
30
31
32
       assign empty = fifo_empty;
       assign full = fifo_full;
33
34
       always @( posedge clk or posedge rst ) begin
35
            if( rst ) begin
  for( i = 0; i <= DEPTH-1; i = i + 1 )</pre>
36
37
                     mem[i] \le 0;
38
                            = 0;
                 waddr
39
40
                 raddr
                            <= 0;
                             <= 0;
                 dout
41
42
            end
43
            else begin
                 if( wr & !fifo_full ) begin
44
                      mem[\,waddr\,] \ <= \ din\;;
45
46
                      waddr
                                   \leq waddr+1'b1;
                                   <= WRITE;
                      state
47
48
                 end
                 else if ( rd & !empty ) begin
49
                      dout <= mem[raddr];
50
                      raddr \ll raddr + 1, b1;
                      state <= READ;
52
                 end
53
            \quad \mathbf{end} \quad
54
55
56
       always @( negedge clk or posedge rst )
57
            if (rst ) begin
58
59
                 fifo_full <= 0;
                 fifo_empty \ll 1;
60
            end
61
62
                 case ( state )
63
                     READ:
64
                      begin
65
                           fifo\_full <= 0;
66
                           if( waddr == raddr )
                                fifo\_empty <= 1;
68
                           _{
m else}
69
                                fifo empty \le 0;
70
                      end
71
                      WRITE:
72
73
                      begin
                           fifo\_empty <= 0;
74
75
                           if( waddr == raddr )
                                fifo\_full <= 1;
76
                           else
77
                                fifo full <= 0;
78
                      end
79
                 endcase
80
```

```
82 endmodule
```

```
1 . global entry
_2 . data
                                   /* 0x200*/
       . \ word
                0x1
                0xf4240 /* 0x201*/
"Hello, world!" /* 0x202*/
       . \ word
       . ascii
       .byte
                 0x0a
                 0x0d
                                   /* 0x211*/
       .byte
7
s.text
9 .ent entry
10 entry:
      12
13
       beq t0, t2, t2, t2, t2, t3
14
15
      ECHO MODE:
16
17
           Tw $t1, 0x800
           sw $t1, 0x400
18
           sw $t1, 0x800
19
20
           j entry
21
      SEND MODE:
22
                              /* $t0 = time*/
           lw $t0, 0x201
23
           andi t2, 0x0
                              /* $t2 = 0 */
24
           \operatorname{dec} \_\operatorname{loop}:
                sub $t0, $t0, 1
beq $t0, $t2, to_send
26
27
                j dec_loop
28
           to_send:
29
                             /* $t0 = ptr to str */
           lw $t0, 0x202
30
           lw \$t2, 0x211 /* \$t0 = ptr to last symbol*/
31
           send_to_uart_loop:
32
                \overline{lw} \ \overline{\$}t1, \ \overline{(\$t0)}
                sw $t1, 0x400
34
                addi $t0, 0x1
35
36
                beq $t0, $t2, entry
                j send_to_uart_loop
37
38
       j entry
39 .end entry
```

#### Вывод

B ходы выполнения лабораторной работы были исследованы принципы работы шины Wishbone, с помощью которого был встроен в микропроцессорную систему MIPS32 контроллер UART.