BeagleBone Black expansion header P8

Pin	CPU Pin GND	Pin Name	Pin Nummer Pinmux register offse	et mode 0	mode 1	mode 2	mode 3	mode 4	mode 5	mode 6	mode 7
	GND	_								-	
	R9	GPMC AD6	0x818	gpmc ad6	mmc1 dat6						*apio1 6
+	T9	GPMC_AD6 GPMC_AD7	0x818 0x81C	gpmc_ado gpmc ad7	mmc1_dat7						
•	19 	GPMC_AD7 GPMC_AD2	0x81C		mmc1_dat2						*gpio1_7
2		GPMC_AD2 GPMC_AD3	0x808 0x80C	gpmc_ad2 gpmc_ad3	mmc1_dat3						*gpio1_2
7	R7	GPMC_AD3 GPMC_AD3	0x890	gpmc_advn_ale	IIIIICI_uais	timer4					*gpio1_3 *gpio2_2
8	T7	GPMC_ADVII_ALE GPMC OEn REn	0x894	0		timer7					*gpio2_2
9	T6	GPMC_OEII_REII	0x89C	gpmc_oen_ren gpmc_be0n_cle		timer5					*gpio2_5
10	U6	GPMC_BEITO_CEE	0x898	gpmc_beon_cle		timer6					*gpio2_3
11	R12	GPMC_WEIT	0x834	gpmc_wen	lcd_data18	mmc1 dat5	mmc2 dat1	eQEP2B in	pr1 mii0 txd1	pr1 pru0 pru r30 15	*anio1 12
12	T12	GPMC_AD13	0x830	gpmc_ad13	lcd_data19	mmc1_dat4	mmc2_dat0	eQEP2A in	pr1 mii0 txd2	pr1 pru0 pru r30 14	*gpio1_13
.3	T10	GPMC_AD12 GPMC_AD9	0x824	gpmc_ad12	lcd_data22	mmc1_dat1	mmc2_dat5	ehrpwm2B	pr1 mii0 col	pr1_pr00_pr0_130_14	*gpio1_12
L4	T11	GPMC AD10	0x828	gpmc_ad3	lcd_data21	mmc1_dat2	mmc2_dat6	ehrpwm2 tripzone input			*gpio0_23
15	U13	GPMC_AD10	0x83C	gpmc_ad15	lcd_data16	mmc1_dat7	mmc2_dat3	eQEP2 strobe	pr1 ecap0 ecap capin apwm o	nr1 nru0 nru r31 15	*gpio0_20
16	V13	GPMC_AD13	0x838	gpmc_ad13	lcd_data17	mmc1_dat6	mmc2_dat2	eQEP2_strobe	pr1 mii0 txd0	pr1 pru0 pru r31 14	*gpio1_13
17	U12	GPMC_AD14 GPMC AD11	0x82C	gpmc_ad11	lcd_data20	mmc1_dat3	mmc2_dat2	ehrpwm0 synco	pr1 mii0 txd3	pri_pruo_pru_isi_14	*gpio1_14
18	V12	GPMC CLK	0x88C	gpmc_ddii	lcd_data20	gpmc_wait1	mmc2_dat/	pr1 mii1 crs	pr1 mdio mdclk	mcasp0 fsr	*gpio0_27
19	U10	GPMC AD8	0x820	gpmc_cik	lcd_memory_cik	mmc1 dat0	mmc2_dx4	ehrpwm2A	pr1 mii mt0 clk	incaspo_isi	*gpio2_1
20	V9	GPMC CSn2	0x884	gpmc_csn2	gpmc be1n	mmc1_date	pr1 edio data in7	pr1 edio data out7	pr1 pru1 pru r30 13	pr1 pru1 pru r31 13	*gpio0_22
21	U9	GPMC CSn1	0x880	gpmc_csn1	gpmc_bcin	mmc1_clk	pr1_edio_data_in6	pr1_edio_data_out6	pr1_pru1_pru_r30_12	pr1 pru1 pru r31 12	*gpio1_31
22	V8	GPMC AD5	0x814	gpmc_csnii gpmc_ad5	mmc1 dat5	IIIIICI_CIK	pri_culo_data_ino	pri_culo_data_outo		pri_prui_pru_roi_iz	*gpio1_50
23	U8	GPMC AD4	0x810	gpmc_ad4	mmc1_dat4						*gpio1_3
24	V7	GPMC_AD4	0x804	gpmc_ad1	mmc1_dat1						*gpio1_4
25	117	GPMC AD0	0x800	gpmc_ad0	mmc1_dat0						*apio1_1
26	V6	GPMC CSn0	0x87C	gpmc_csn0	minor_date						*gpio1_0
27	U5	LCD VSYNC	0x8E0	lcd vsync	gpmc a8	gpmc a1	pr1 edio data in2	pr1 edio data out2	pr1 pru1 pru r30 8	pr1 pru1 pru r31 8	*apio2 22
28	V5	LCD PCLK	0x8E8	lcd_vsyne	gpmc_at0	pr1 mii0 crs	pr1_edio_data_in2	pr1 edio data out4	pr1 pru1 pru r30 10	pr1 pru1 pru r31 10	*gpio2_22
29	R5	LCD_HSYNC	0x8E4	lcd_hsync	gpmc_a10	gpmc a2	pr1_edio_data_in4	pr1_edio_data_out4	pr1 pru1 pru r30 9	pr1 pru1 pru r31 9	*gpio2_24
30	R6	LCD AC BIAS EN	0x8EC	lcd ac bias en	gpmc_as	pr1 mii1 crs	pr1_edio_data_in5	pr1_edio_data_out5	pr1 pru1 pru r30 11	pr1 pru1 pru r31 11	*gpio2_25
31	V4	LCD DATA14	0x8D8	lcd_de_blds_en	gpmc_a18	eQEP1 index	mcasp0 axr1	uart5 rxd	pr1 mii mr0 clk	uart5 ctsn	*apio0 10
32	T5	LCD DATA15	0x8DC	lcd_data15	gpmc_a19	eQEP1 strobe	mcasp0_akr1 mcasp0_ahclkx	mcasp0 axr3	pr1 mii0 rxdv	uart5_rtsn	*apio0_10
33	V3	LCD DATA13	0x8D4	lcd_data13	gpmc_a17	eQEP1B in	mcasp0_drielicx	mcasp0_axr3	pr1 mii0 rxer	uart4 rtsn	*apio0_11
34	U4	LCD DATA11	0x8CC	lcd_data11	gpmc_a17	ehrpwm1B	mcasp0_isi	mcasp0_axr2	pr1 mii0 rxd0	uart3 rtsn	*gpio2_3
35	V2	LCD DATA12	0x8D0	lcd_data12	gpmc_a16	eQEP1A in	mcasp0_arleiki	mcasp0_axr2	pr1 mii0 rxlink	uart4 ctsn	*apio0_8
36	U3	LCD DATA10	0x8C8	lcd_data10	gpmc_a14	ehrpwm1A	mcasp0_acr0	measpo_axi2	pr1 mii0 rxd1	uart3 ctsn	*apio2_16
37	U1	LCD DATA8	0x8C0	lcd_data8	gpmc_a12	ehrpwm1 tripzone input		uart5 txd	pr1 mii0 rxd3	uart2 ctsn	*apio2_14
38	U2	LCD DATA9	0x8C4	lcd_data9	gpmc_a13	ehrpwm0 synco	mcasp0_dcitix	uart5_rxd	pr1 mii0 rxd2	uart2_rtsn	*apio2_14
39	T3	LCD_DATA6	0x8B8	lcd_data6	gpmc_ais	pr1 edio data in6	eOEP2 index	pr1 edio data out6	pr1 pru1 pru r30 6	pr1 pru1 pru r31 6	*gpio2_13
40	T4	LCD DATA7	0x8BC	lcd_data7	gpmc_ao	pr1_edio_data_in7	eQEP2 strobe	pr1_edio_data_out7	pr1 pru1 pru r30 7	pr1 pru1 pru r31 7	*gpio2_12
41	T1	LCD_DATA/	0x8B0	lcd_data4	gpmc_a7	pr1_cdio_ddtd_iii/	eQEP2A in	p.1_cdio_ddtd_cdt7	pr1 pru1 pru r30 4	pr1 pru1 pru r31 4	*gpio2_13
42	T2	LCD DATA5	0x8B4	lcd_data5	gpmc_a5	pr1 mii0 txd0	eQEP2B in		pr1 pru1 pru r30 5	pr1 pru1 pru r31 5	*gpio2_10
13	R3	LCD_DATA3	0x8A8	lcd_data2	gpmc_a2	pr1 mii0 txd3	ehrpwm2 tripzone input		pr1 pru1 pru r30 2	pr1 pru1 pru r31 2	*gpio2_11
14	R4	LCD_DATA2	0x8AC	lcd_data3	gpmc_a3	pr1_mii0_txd3	ehrpwm0_synco		pr1 pru1 pru r30 3	pr1 pru1 pru r31 3	*gpio2_0
45	R1	LCD_DATA0	0x8A0	lcd_data0	gpmc_ao	pr1_miio_txuz	ehrpwm2A		pr1 pru1 pru r30 0	pr1 pru1 pru r31 0	*gpio2_5
				nou datao	19pino_do	IDIA IIII IIIO OIK	Join Periller		p. =_p. a =_pra_roo_o	p.z_bidz_bid_ioz_0	gpioz_0

BeagleBone Black expansion header P9

Pin	CPU Pin	Pin Name		Pinmux register offset	mode 0	mode 1	mode 2	mode 3	mode 4	mode 5	mode 6	mode 7
1	GND	- III Name		i iiiiida register enest	1110000	mode I		mode o		mede 5	mode 5	modo .
2	GND											+
3	3.3V				+							+
4	3.3V										_	+
5	VDD 5V				+							+
6	VDD_5V				+						+	
7	SYS 5V				+						+	
8	SYS 5V				+						+	
	PWR BUT				+							
10	A10	WARMRSTn		0x9B8	*nRESETIN OUT							
11	T17	GPMC WAITO		0x870		gmii2 crs	anmo con4	rmii2 crs dv	mmo1 cdod	pr1 mii1 col	uort4 ryd	*anio0 20
12	U18	GPMC_WAITU GPMC_BEn1		0x870 0x878	gpmc_wait0	gmii2_crs gmii2_col	gpmc_csn4	mmc2 dat3	mmc1_sdcd gpmc dir	pr1_mii1_coi pr1_mii1_rxlink	uart4_rxd	*gpio0_30
13	U17	GPMC_BEIII GPMC WPn		0x874	gpmc_be1n		gpmc_csn6		mmc2 sdcd		mcasp0_aclkr	*gpio1_28
					gpmc_wpn	gmii2_rxerr	gpmc_csn5	rmii2_rxerr		pr1_mii1_txen	uart4_txd	*gpio0_31
14	U14	GPMC_A2		0x848	gpmc_a2	gmii2_txd3	rgmii2_td3	mmc2_dat1	gpmc_a18	pr1_mii1_txd2	ehrpwm1A	*gpio1_18
15	R13	GPMC_A0		0x840	gpmc_a0	gmii2_txen	rgmii2_tctl	rmii2_txen	gpmc_a16	pr1_mii_mt1_clk	ehrpwm1_tripzone_input	
16	T14	GPMC_A3		0x84C	gpmc_a3	gmii2_txd2	rgmii2_td2	mmc2_dat2	gpmc_a19	pr1_mii1_txd1	ehrpwm1B	*gpio1_19
17	A16	SPI0_CS0		0x95C	spi0_cs0	mmc2_sdwp	I2C1_SCL	ehrpwm0_synci	pr1_uart0_txd	pr1_edio_data_in1	pr1_edio_data_out1	*gpio0_5
18	B16	SPI0_D1		0x958	spi0_d1	mmc1_sdwp	I2C1_SDA	ehrpwm0_tripzone_input	pr1_uart0_rxd	pr1_edio_data_in0	pr1_edio_data_out0	*gpio0_4
19	D17	UART1_RTSn		0x97C	uart1_rtsn	timer5	dcan0_rx	I2C2_SCL	spi1_cs1	pr1_uart0_rts_n	pr1_edc_latch1_in	*gpio0_13
20	D18	UART1_CTSn		0x978	uart1_ctsn	timer6	dcan0_tx	I2C2_SDA	spi1_cs0	pr1_uart0_cts_n	pr1_edc_latch0_in	*gpio0_12
21	B17	SPI0_D0		0x954	spi0_d0	uart2_txd	I2C2_SCL	ehrpwm0B	pr1_uart0_rts_n	pr1_edio_latch_in	EMU3	*gpio0_3
22	A17	SPI0_SCLK		0x950	spi0_sclk	uart2_rxd	I2C2_SDA	ehrpwm0A	pr1_uart0_cts_n	pr1_edio_sof	EMU2	*gpio0_2
23	V14	GPMC_A1		0x844	gpmc_a1	gmii2_rxdv	rgmii2_rctl	mmc2_dat0	gpmc_a17	pr1_mii1_txd3	ehrpwm0_synco	*gpio1_17
24	D15	UART1_TXD		0x984	uart1_txd	mmc2_sdwp	dcan1_rx	I2C1_SCL		pr1_uart0_txd	pr1_pru0_pru_r31_16	*gpio0_15
25	A14	MCASP0_AHCLKX		0x9AC	mcasp0_ahclkx	eQEP0_strobe	mcasp0_axr3	mcasp1_axr1	EMU4	pr1_pru0_pru_r30_7	pr1_pru0_pru_r31_7	*gpio3_21
26	D16	UART1_RXD		0x980	uart1_rxd	mmc1_sdwp	dcan1_tx	I2C1_SDA		pr1_uart0_rxd	pr1_pru1_pru_r31_16	*gpio0_14
27	C13	MCASP0 FSR		0x9A4	mcasp0 fsr	eQEP0B in	mcasp0 axr3	mcasp1 fsx	EMU2	pr1 pru0 pru r30 5	pr1 pru0 pru r31 5	*gpio3 19
28	C12	MCASP0 AHCLKR	100	0x99C	mcasp0 ahclkr	ehrpwm0 synci	mcasp0 axr2	spi1 cs0	eCAP2 in PWM2 out	pr1 pru0 pru r30 3	pr1 pru0 pru r31 3	*gpio3 17 H
29	B13	MCASP0 FSX		0x994	mcasp0 fsx	ehrpwm0B		spi1 d0	mmc1 sdcd	pr1 pru0 pru r30 1	pr1 pru0 pru r31 1	*gpio3 15
30	D12	MCASP0 AXR0		0x998	mcasp0 axr0	ehrpwm0 tripzone input		spi1 d1	mmc2 sdcd	pr1 pru0 pru r30 2	pr1 pru0 pru r31 2	*gpio3_16
31	A13	MCASPO ACLKX		0x990	mcasp0 aclkx	ehrpwm0A		spi1 sclk	mmc0 sdcd	pr1 pru0 pru r30 0	pr1 pru0 pru r31 0	*gpio3 14
32	VADC	_			· -	<u> </u>		<u> </u>	_			
33	C8	AIN4			*AIN4							
34	AGND											
35	A8	AIN6			*AIN6							$\overline{}$
36	B8	AIN5			*AIN5							_
37	B7	AIN2			*AIN2							+
38	A7	AIN3			*AIN3							_
39	B6	AIN0			*AIN0	1						_
40	C7	AIN1			*AIN1	1						+
41	D14	XDMA EVENT INTR1		0x9B4	xdma event intr1	1	tclkin	clkout2	timer7	pr1 pru0 pru r31 16	EMU3	*gpio0_20
41,1	D13	MCASPO AXR1		0x9A8	mcasp0 axr1	eQEP0 index	COINTI	mcasp1 axr0	EMU3	pr1 pru0 pru r30 6	pr1 pru0 pru r31 6	*gpio3_20
42	C18	ECAPO IN PWM0 OUT		0x964	eCAPO in PWM0 out	uart3 txd	spi1 cs1	pr1 ecap0 ecap capin apwm o		mmc0 sdwp	xdma event intr2	*gpio3_20
42,1	B12	MCASPO ACLKR		0x9A0	mcasp0_iii_PWWio_dut	eQEP0A in	mcasp0 axr2	mcasp1 aclkx	mmc0 sdwp	pr1 pru0 pru r30 4	pr1 pru0 pru r31 4	*gpio0_7
42,1	GND	WICASFU_ACENN		UNUAU	πισασμυ_ασικί	CQLI-UA_III	πισασμυ_αλίζ	IIICGSPT_GCIKX	mmco_suwp	pri_priu0_priu_130_4	pri_pruo_pru_rsi_4	9hi02_10
43	GND	1				1					+	+
45	GND	1				1					+	+
$\overline{}$		+				-			+			+
46	GND											