
median 12.2%
median 13.1%
median 14.2%
median 9.1%
Area / LUT overhead (%)
60
40
20
0
median 12.3%
median 11.7%
median 12.8%
Energy overhead (%)
60
40
20
0
not measured
ASIC synthesis
Route 1.5 ns
Route 0.55 ns
FPGA LUTs
Implementation