Fall 2023 CSE340 Online Midterm

Exam

Full name: Rejwan Shafi

ID: 23241108 (21301155)

Section: 09

Question Set: A

Answer to the question no 1

Elapsed time: Elapsed time and CPU time are the same time. Elapsed time is the total time taken by a computer to execute a program.

cpu time:

to

CPU time is the total time taken by a computer execute a program.

(b)

The power trend equation states that, $P = \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency}.$

 $\frac{P_{new}}{P_{old}} = \frac{0.88 \, \text{C} \times (0.79 \, \text{V})^2 \times 0.79 \, \text{F}}{\text{C} \times \text{V}^2 \times \text{F}}$

= 0. 433 87432.

(1-0-43387432) = 56-612

: $(1-0.43387432) \times 100\% = 56.612\%$ can be reduced in the new system compared to the old System

(c)

Given that

Taffected =
$$120 \times (100 - 17)$$
%. s = 120×83 %. s

Tunaffected = 20.4.

we want to improve the performance by 2.56 times

$$T_{improved} = \frac{T}{2.56} = \frac{120}{2.56} = 46.875$$

improving factor, n=?

According to Ampholalis laws

Timproved =
$$\frac{T_{affected}}{n}$$
 t Tunaffected

$$\Rightarrow 96.875 = \frac{99.6}{n} + 20.4$$

$$\frac{99.6}{n} = 46.875 - 20.4$$

$$\Rightarrow \frac{99.6}{n} = 26.475$$

: So to improve our overall penformance

by 2.56 times; we have to improve our Taffected time by 3.762 times. Then, our To achieve our goal our time taken by parallel operation should be, 26-475 seconds.

Answer to the question no 2

Instruction format for j type instruction in

as follows

Opcode offset, or Address
6 bits
26 bits

There is no need of ALU on adder in case of jump address calculation. Because, while we calculate the jump address we first 2 bit left shift our 26 bit offset on address. Then we get 28 bit address representation of our offset address. left for 32 bil-Still 4 bits are address and for that left out 9 bib we ser we our pe's first 4 MSB bit. Therefore, we can don't need ALU or adder in jump

address Calculation.

Car given i type instruction is,

JAL 120

and pe 's address is = (0 x 00000000)

: PC's address in binary would be

· offset in (120),0

: Offset in 26 bit binary -00 0000

= 00 0000. 0000 0000. 0000 OIL 1000

: offset after 2 bit left shift; so 28 bilrepresentation of offset

= 00 0000 0000 0000 0000 0111 1000 00

:. Jump address = (PC's 4 MSB bits): (28 bit rep. of affset)

= 0000:00 0000 0000 0000 0000 0111 1000 00

= 0000.00.0000.0000.0000.0000.0000.000

= (000001E0),

: Jump address Ox 00000 1EU.

i type instruction format for the given mies code

would be

Assuming that Pc holds the address

 $$\omega$ $55, 40 ($56) $\# $55 = 32; address = 12 + (40x4) = 172.$

Jui \$4, 1239 Ori \$4, \$4, 5678

(d)

Given, MIPS code in,

 $A[3] = 12 \times X - 7 * A[5] + 33 * Y - 70$

Base address of A = \$50, X = \$51. Y = \$52

& MIPS Code:

lw \$to, 20 (\$50)

SIL \$t1, \$t0, 3 sub \$t1, \$t0 # 7*A[5]

s11 \$to, \$51,3 #8x

add \$ to, \$ \$1,\$ to

add \$to, \$ \$1,\$to

add \$to; \$ \$1,\$ to

add \$tu, \$ \$1, \$to # 12x

Sub \$to, \$to, \$t1 # (12X - 7A[5])

sh \$t1, \$52, 5 add \$t1, \$52, \$t1, # 33Yadd \$t0, \$t0, \$t1, # (12x - 7A[5] + 33Y)addi \$t0, \$t0, -70 sw \$t0, 12 (\$50)

<u>(e)</u>

addi \$9, \$18, -1

10	0011	10010	0 1001	1111	1111	1111	ilii	

: Machine Code's Corresponding Hex would be

= 8E 49 FFFF