

28
40

CSE 340

Online Proctored Exam

Fall 2023

Name: Rejwan Shah

Student ID: 23211108

Section: 09.

Answer to the question no 1

(a)

Let, $X = 2.021$ and $Y = 0.91$

X in Binary

Binary of $2 = 10$.

Binary of $0.021 = 0000010$.

$\therefore X$ in Binary $= 10.0000010$

$\therefore X$ in Binary normalized $= 1.00000010 \times 2^1$

Y in Binary

Binary of $Y = 0.1110100$

$\therefore Y$ in Binary normalized form

$= 1.110100 \times 2^{-1}$

$0.021 \times 2 = 0.042$	0
$0.042 \times 2 = 0.084$	0
$0.084 \times 2 = 0.168$	0
$0.168 \times 2 = 0.336$	0
$0.336 \times 2 = 0.672$	0
$0.672 \times 2 = 1.344$	1
$0.344 \times 2 = 0.688$	0

$0.91 \times 2 = 1.82$	1
$0.82 \times 2 = 1.64$	1
$0.64 \times 2 = 1.28$	1
$0.28 \times 2 = 0.56$	0
$0.56 \times 2 = 1.12$	1
$0.12 \times 2 = 0.24$	0
$0.24 \times 2 = 0.48$	0

Now multiplying $X * Y$.

$$\begin{aligned}\therefore X * Y &= (1.00000010 * 1.110100) * 2^1 * 2^{-1} \\ &= (1.00000010 * 1.110100) * 2^0 \\ &= 1.1010100100 * 2^0\end{aligned}$$

~~X in single~~

Now multiplying $X \times 4$.

$$X \times 4 = (1.00000010 \times 1.110100) \times 2^{-4} \times 2^1$$

$$= (1.00000010 \times 1.110100) \times 2^0$$

$$= (11.101001101000) \times 2^0$$

$$= (11.101001101000) \times 2^1$$

-05

Decimal, underflow

Given that,

20 bit register and 5 bit for exponent

\therefore fraction part is 14 bits.

-61.312 \therefore Sign bit = 1.

Binary of 61. = 11 1101

Binary of .312 = .0100 1111

Binary of 61.312 in Normalized form

= 11 1101 . 0100 1111

= $1.11101 0100 1111 \times 2^5$

Here, fraction part = 0.11101 0100 1111

Actual exponent = 5.

As there is 5 bit for exponent.

\therefore bias = $2^{5-1} - 1 = 15$.

\therefore Biased exponent = $15 + 5 = 20$


\therefore Floating point representation would be,

1	10100	11101	0100	1111
---	-------	-------	------	------

$.312 \times 2 = 0.624$ 0
 $.624 \times 2 = 1.248$ 1
 $.248 \times 2 = 0.496$ 0
 $.496 \times 2 = 0.992$ 0
 $.992 \times 2 = 1.984$ 1
 $.984 \times 2 = 1.968$ 1
 $.968 \times 2 = 1.936$ 1
 $.936 \times 2 = 1.872$ 1
 $.872 \times 2 = 1.744$ 1

∴ Floating point representation in hex would be,

= D3A 9F



(c)

$$X = 7AAC2000$$

$$; Y = 2BCDC000$$

$$\therefore X \text{ in binary} = \underbrace{0}_{\substack{\text{sign} \\ \text{bit}}} \underbrace{111\ 1010\ 1}_{\substack{\text{biased} \\ \text{exp.}}} \underbrace{010\ 1100\ 0010\ 0000\ 0000\ 0000}_{\text{Mantissa}}$$

$$\therefore \text{Biased exponent} = 111\ 1010\ 1 = 245.$$

$$\therefore \text{Actual exponent} = 245 - 127 \quad \left[\because \text{As bias} = 127 \text{ bit} \right. \\ \left. \begin{array}{l} 2 \text{ bit exponent} \\ \text{due to bias} = 2^{n-1} \end{array} \right] \\ = 118$$

$$\therefore X \text{ in Binary normalized} = 1.010\ 1100\ 0010\ 0000\ 0000\ 0000 \times 2^{118}$$

$$Y \text{ in binary} = 0 \underbrace{010\ 1011\ 1}_{\text{biased exp.}}, 100\ 1101\ 1100\ 0000\ 0000\ 0000$$

$$\therefore \text{sign bit} = 0 ; \text{biased exponent} = 010\ 1011\ 1 \\ = 87.$$

$$\therefore \text{Actual exponent} = 87 - 127 \\ = -40$$

$$\therefore Y \text{ in binary normalized} = 1.100\ 1101\ 1100\ 0000\ 0000\ 0000 \times 2^{-40}$$

∴ Now updated y in binary normalized form

$$= 0. [157 \text{ 0's}] 1100 \ 1101 \ 1100 \ 0000 \ 0000 \ 0000 \times 2^{118}$$

∴ $X + Y$

$$= 2^{118} (1.010 \ 1100 \ 0010 \ 0000 \ 0000 \ 0000 + 0. [157 \text{ 0's}] 1100 \ 1101 \ 1100 \ 0000 \ 0000 \ 0000)$$

$$= (1.010 \ 1100 \ 001 \ [147 \text{ 0's}] \ 1100 \ 1101 \ 1100 \ 0000 \ 0000 \ 0000) \times 2^{118}$$

$$= \cancel{1 \times 2^0} + \cancel{1 \times 2^{-2}} + \cancel{1 \times 2^{-4}} + \cancel{1 \times 2^{-5}} + \cancel{1 \times 2^{-10}} + \cancel{1 \times 2^{-158}} + \cancel{1 \times 2^{-159}} + \cancel{1 \times 2^{-162}} + \cancel{1 \times 2^{-163}} + \cancel{1 \times 2^{-165}} + \cancel{1 \times 2^{-166}} + \cancel{1 \times 2^{-167}} \times 2^{118}$$

$$= 1.344 \ 72 \ 6563 \times 2^{118}$$

$$= 4.4686 \ 20484 \times 10^{35}$$

(d)

(i) Pseudo instructions don't fall under the available MIPS instruction type because these instructions are there to give us a basic idea how the original instructions work. One of the pseudo instruction is: mult rd, rs, rt . where as original mult instruction is mult rs, rt .

(ii), The given statement is False. As, PC just hold the address of the current instruction that is being executed. Moreover, PC is a register.

Answer to question no 2

(a)

There are ~~5~~⁵ addressing schemes present in

MIPS. And these are memory address,

branch address and jump address. Example,

$$x = A[5]$$

Here $A[5]$ is the memory address of

$A[5]$. Memory address would be $(5 \times 4) + \text{base address of } A$.

Moreover,

$\text{beq } \$s1, \$s2, L1$ this is an example of branch addressing. If $L1$ value is 2. Then branch address would

$$\text{be, } PC + 4 + (2 \times 4)$$

Moreover,

J $L2$ is an example of jump instructions. and the jump

address would be, $(PC + 4)$'s MSB 4

bits concatenated with $(L2 \times 2)$

Not a
proper
answer

(b)

(c)

$A \rightarrow \$50, \quad F \rightarrow \$54 \quad i \rightarrow \$51, \quad n \rightarrow \$52.$

lw \$t0, 8(\$50) # A[2]

lw \$t1, 28(\$54) # F[7]

sll \$t1, \$t1, 2

add \$t1, \$t1, \$50

lw \$t2, 0(\$t1) # A[F[7]]

bne \$t0, \$t2, Exit

lw \$t1, 12(\$50) # A[3]

sll \$t2, \$t1, 3. # 8 A[3]

add \$t2, \$t2, \$t1.

add \$t2, \$t2, \$t1.

add \$t2, \$t2, \$t2 # 11 A[3].

sll \$t1, \$t0, 4 # 16 A[2]

add \$t1, \$t1, \$t0

add \$t1, \$t1, \$t0.

add \$t1, \$t1, \$t0

add \$t1, \$t1, \$t0. # 20 A[2]

sub \$t1, \$t2, \$t1

addi \$t1, \$t1, -100.

sw \$t1, 20(\$54)

Exit:

Cii)

add \$s1, \$zero, \$zero. # i=0

Loop:

sll \$t0, \$s1, \$s2

beq \$t0, \$zero, Exit.

sll \$t1, \$s1, 2

add \$t1, \$t1, \$s0 # Mem address of A[i]

lw \$t2, 0(\$t1) # A[i]

sll \$t2, \$t2, 2.

add \$t2, \$t2, \$s0.

~~sw \$t0, 0(\$t2)~~

lw \$t0, 0(\$t2) # A[A[i]]

~~sll \$t2, \$t0, 4~~

a. sll \$t2, \$t0, 4.

add \$t2, \$t2, \$t0. # 17 A[i]

sw \$t2, 0(\$t1)

. addi \$s1, \$s1, 1.

j Loop:

Exit:

(c)

(i)

$$\text{branch address} = PC + 4 + (\text{Constant} \times 4)$$

$$= 44\ 0000\ 40 + 4 + (600 \times 4)$$

-1

$$= (44\ 00\ 1844)_{16}$$

(ii)

$$\text{Jump address} = (PC + 4) \text{'s MSB bit concatenated with } (\text{Constant} \times 4)$$

~~PC + 4~~

$$\therefore PC + 4 \text{'s MSB 4 bit} = 0100$$

$$\therefore \text{Constant} \times 4 = \underline{0000\ 1000\ 0000\ 0000\ 00}$$

$$= 00\ 0000\ 0000\ 0000\ 1000\ 0000\ 0000\ 00$$

$$\therefore \text{Jump address} = 0100\ 00\ 0000\ 0000\ 0000\ 1000\ 0000\ 0000\ 00$$

-1

$$= (4000\ 2000)_{16}$$

Ans to question no 3


(a)

Memory operation = 65 ps.


register " = 33 ps.

Combinational logic stage = 52 ps.

Ans, ~~register~~ Memory operation takes more time so, clock period for single cycle datapath would be = 65 ps.



As, lw instruction requires write back so, time required in



sw.

∴ in single cycle datapath time required.


$$\cancel{(65 + 33 + 52) \times 2} \text{ ps}$$

$$\cancel{= 300 \text{ ps}}$$

$$= (65 \times 5) \times 2 \text{ ps}$$

$$= 650 \text{ ps}$$

in pipelined stage.



\therefore in pipelined stage time required.


$$\therefore = (65 \times 5) + 65$$

$$= 390 \text{ ex.}$$

(b)


bne \$10, \$11, 9024

-0.5



(a)

(1)



∴ Clock Cycles = 10

∴ Total time = $(65 \times 5) + (65 \times 5)$

= 650 ps

∴ CPI = $\frac{10}{6} = 1.67$

(11)

There are two data hazard in

- D. 5

code sequence two and code sequence

four.

(11)

IF | D | E | M | WB

0 0 0 0 0 0 0 0

IF ID E M WB

IF D E M W

IF D E M W

IF D E M W

IF D E M W

-1.5

Clock Cycles = 13

~~17~~

$$\therefore CPI = \frac{13}{6} = 2.17$$

3c) -4