

Chapter 3

Arithmetic for Computers

Chapter 3 Calculative operations

Overflow detect operation

Arithmetic for Computers.

⇒ Operations on computer integers.

- Addition & Subtraction

- Multiplication & Division.

- Dealing with Overflow

⇒ Floating Point Real numbers

- Representation and operations.

Calculation bases.

This chapter will deal with these things.

Addition & Subtraction:

Chapter 3 operation signed number
operation deal with

Integer Addition:

For this example we are considering 6 bit arch

$$7 + 6$$

000 111

000 110

001 101

→ 6 bit representation of +ve 7

→ 6 bit representation of +ve 6

MSB bit 0 means Positive

MSB bit 1 means negative

1st number addition or subtract કરવા માટે

wrong result આવતા overflow.

2nd positive number add કરતા result positive

આવતા રહ્યા, in some cases result negative

આવતા નથી ; કિન્તુ તે તે- સંજ્ઞાત રહ્યા નથી. વિધીય.

આવતા Overflow થાય છે.

Similarly, 2nd negative number add કરતા result negative આવતા રહ્યા; but somehow result positive

આવતા Overflow.

• Integer Addition

• Integer Subtraction.

જો n bit system હોય
તો કરતા તે unsigned
number નો range

$$-2^{(n-1)} \text{ to } +2^{(n-1)} - 1$$

2's complement arithmetic operation કરતાં 2's

result ની range નો ઉપયોગ કરી overflow નો ટેસ્ટ કરવામાં આવે છે.

આને overflow કહેવાય.

Integer Addition.

★ 3 ટીપ્સ ઓફ ઓવરફ્લો ટેસ્ટિંગ,

- If result out of range.

- Adding a positive number and a ^{Positive} ~~negative~~ number

Overflow if result sign is 1. ← MSB bit

→ (+ve) નંબર અને (+ve) નંબર ઉપર કરતાં
result (+) નીકળે છે તો ઓવરફ્લો નથી.
result sign 0 નીકળે છે તો.

- Adding two negative numbers.

Overflow if result ^{sign} is 0.

→ (-ve) નંબર અને (-ve) નંબર ઉપર કરતાં result

(-ve) નીકળે છે તો ઓવરફ્લો નથી.

sign 1 નીકળે છે તો.

যদি একটি positive number এর সাথে negative number add করা হয় তবে no overflow.

প্রত্যেকটি calculation binary হতে করা হবে, Signed binary number নিয়ে দেওয়া করা হবে।

Considering 4 bit architecture

$$\begin{array}{r} 7 + 6 \\ 0111 \\ + 0110 \\ \hline 0(1)101 \end{array}$$

এখানে MSB bit হ'ল 1 - অর্থাৎ 2টি positive number add করার পর neg number পাচ্ছি।

So, overflow.

→ Actually result হ'ল 01101 অধিকতর কিছু, কারণ 4 discard হয়ে 4 bit arch এর portion তৈরী হয়, so এটি overflow.

কত bit architecture follow করবে তারো উপর নির্ভর করে থাকবে।

Examples:

→ নিচের example খুঁটেনা বাক্য 5 bit architecture consider করছি।

∴ range for 5 bit signed number:

$$-2^{(5-1)} \text{ to } 2^{(5-1)} - 1 = -16 \text{ to } 15.$$

$$11 + (-1) = 10$$

→ 10 is inside the range.

$$\begin{array}{r} 01011 \rightarrow 11 \\ + 1111 \rightarrow -1 \\ \hline \end{array}$$

① ① 01010

Updated MSB as 5 bit arch

~~Result 6 bit but system
5 bit so first bit 1 will
make 1 so after 5 bit overflow
consider~~

Steps:

- अगर range हरर करे सिद्ध रहे
- Then calculation करे रहे,
- Check करे रहे result out of range किन, यदि range में मारे then check करे result sign के, अगर कोई बिट करे judgement रहे either it's overflow or not.

MSB bit के result sign 0 so positive मान रहे
positive में मान so no overflow.

Binary to Decimal Conversion जानते रहे,

(P-7.0)

Example 2

[Adding two positive numbers]

$$11 + 15 = 26$$

⇒ Initial decision: Overflow; as 26 is out of range.

$$\begin{array}{r} 01011 \rightarrow 11 \\ + 01111 \rightarrow 15 \\ \hline \end{array}$$

$$1010$$

MSB is Result sign

$$-\{(1 \times 2^4) + 1 \times 2^3 + (1 \times 2^1)\}$$

$$= -26$$

bcuz signed number

So result 3 positive number add

so result 3 positive number; but calculation

Result sign is 1, which

indicates it's a negative number.

∴ So overflow confirmed.

Example 3

[Adding two negative numbers]

$$-11 + (-15) = -26$$

$$\begin{array}{r} 10101 \\ 10001 \\ \hline 100110 \end{array}$$

(Overflow)

if extra 1 bit discard 26
as an 5 bit arch, 26
portion from check 26,

result negative, But signed is 0.

which indicates positive number.

∴ Overflow

Integer Subtraction:

- 2ଟି negative number ଓ 2ଟି subtract କରନ୍ତି
କିମ୍ବା 2ଟି positive number ଓ 2ଟି subtract
କରନ୍ତି, no overflow.

- Integer Subtraction 1 3 ଥର overflow ହୁଏ

ଯଥା,

⇒ Out of range.

⇒ Subtracting a positive value from a negative value

- If result sign is 0 then Overflow.

⇒ Subtracting a negative value from a positive value.

- If the result sign is 1 then Overflow.

$$8 - (-4) = 12 \text{ ଘଟିବା କରି}$$

$$-8 - (+4) = -12 \text{ ଘଟିବା କରି}$$

but ଘଟିବା positive so

Overflow.

Examples:

■ $3 - (-15) = 18$ [Subtracting neg number from a pos number]

⇒ 18 is out of range; so overflow.

$$\begin{array}{r} 00011 \rightarrow 3 \\ + 01111 \rightarrow 15 \\ \hline 10010 \end{array}$$

$$\begin{array}{l} 3 - (-15) \\ \hookrightarrow 3 + 15 \end{array}$$

Result was supposed to be positive; but our result sign is 1; which indicates negative number.

So, overflow.

■ $-8 - (+10) = -18$ [Subtracting a positive number from a negative number]

⇒ -18 out of range so overflow.

$$\begin{array}{r} 11000 \\ + 10110 \\ \hline 10110 \end{array}$$

Result sign

$$\begin{array}{l} -8 - (+10) \\ \hookrightarrow -8 - 10 \\ \hookrightarrow -8 + (-10) \end{array}$$

As, result sign is 0; which was supposed to be 1 in this case. So, overflow.

Dealing With Overflow

C language overflow handle કરતો નથી ,

↳ એટલે કે MIPS ના "addu, addui, subu" instruction use કરે,

આથી language ના Overflow deal કરતો નથી , કેટલી

exception raise કરતો નથી,

↳ આથી add, addi, sub instruction use કરે,

■ So, how to deal or Overcome Overflow?

→ Follow the 4 steps stated below:

- (i) If the current instruction have overflow then PC holds the address of that instruction.
- (ii) Then PC stores the address of that instruction in the Exception Program Counter (EPC) register.
- (iii) Then the PC jumps to the function which handles overflow. This function contains the set of instructions to overcome overflow.
- (iv) Lastly, PC retrieves EPC address using mfcd (move from coprocessor reg) instruction and resume instruction.

" જ્યારે instruction નો overflow થાય PC થી instruction નો address hold કરતો, then EPC register નો જિલ્લો PC થી instruction નો address સ્થાપ કરતો. Then થી function Overflow handle કરતો સીધો કરતો direct નો function નો jump કરતો, Then નો function નો કારણે થાય છે mfc0 instruction use કરી EPC થી instruction નો address overflow ધારણ કરી પત્રીવે કરતો PC થી નિહર. Then કારણે કારણે normally resume થતો થાય છે. "

EPC થી એક instruction નો address થી થાય instruction નો overflow occur થાય છે.

Coprocessor થી થાય છે mfc0 use થાય છે.

Multiplication:

2 types approach.

- Long Multiplication Approach
- Fast Multiplication Approach

Long Multiplication Approach:

- Length of product is the sum of operand lengths
 - 32 bit Arch or 32,
 - Multiplicand and Result or 32 64 bit
 - Multiplier 32 bit or 32
- Ans, 64 bit একসাথে রাখা যায় 2- register এ,
so 2 টি register লাগবে, একটা register এ
MSB রাখবে; অন্যটিকে LSB রাখবে.

Multiplicand এর size হবে arch এর size এর double


Example: [Considering 4 bit arch.]

$$\begin{array}{r}
 1000 \rightarrow \text{Multiplicand} \\
 \times 1001 \rightarrow \text{Multiplier} \\
 \hline
 1000 \\
 0000 \\
 0000 \\
 1000 \\
 \hline
 1001000 \rightarrow \text{Product}
 \end{array}$$

product 32
 register 32
 maximum 8 bit hold
 product 32
 size 7 bit so, 32


Control Test @ ALU to Control Signal

Operation



Product initially 0

Number of iteration = number of bit in multiplier = 32 bit



Example: [4 bit arch.]

8 x 9

→ Multiplicand = 8 = 0000 1000
 C. an 4 bit arch. follow sign.
 So, multiplicand length is the
 double of arch. bit.

Multiplier = 9 = 1001.

Iteration	Multiplicand 0000 1000	Multiplier 1001	Product 00000 000
1	0000 1000 0001 0000 0001 0000	1001 1001 0100	0000 1000 0000 1000 0000 1000
2	0000 0000 0010 0000	0100 0010	0000 1000 0000 1000
3	0100 0000 0100 0000	0010 0001	0000 1000 0000 1000
4	0100 0000 1000 0000 1000 0000	0001 0001 0000	0100 1000 0100 1000 0100 1000

$$\therefore (0100 \ 1000)_2 = (72)_{10} = (8) * 9$$

এখা যদি $8 * (-9) = -72$ করে ফেলতে হবে

Then 8 করে ১ এর positive value নিয়ে করে

করতাম, Last এ এর final result উল্টো করে

2's complement করে দিও, Simple.


Optimized Multiplier

⇒ Performs Steps in parallel: add, / shift.

⇒ One Cycle per partial-product addition

- That's ok if frequency of multiplication is low.

⇒ এখা, multiplicand 32 bit multiplier 32 bit
just product 64 bit.

⇒ Product এর 64 bit ফ্রেডর দিও, 



- LSB 32 is used for multiplier

- MSB 32 bit এ ~~multiplier~~ Multiplier and এর

মত ALU এর উত্তর দাওয়া হয় তার

উত্তর

Flowchart:



Example: [4 bit arch]

Perform multiplication between 8 and 9 using the optimized multiplication approach?

⇒

Iteration	Multiplicand 1000	Product 0000 1001
1	1000	1000 1001 0100 0100
2	1000	0010 0010
3	1000	0001 0001
4	1000	1001 0001 0100 1000

Throughout the iteration multiplicand is not change.

efficient way use optimized

32 bit arch is 32 product is 64 bit.

Perform Multiplication between 0110 (Multiplicand) and 110 (Multiplier) using optimized multiplication approach.

Iteration	Multiplicand (0110)	Product (0000 0110)
1	0110	0000 0011
2	0110	0110 0011 0011 0001
3	0110	1001 0001 0100 1000
4	0110	0010 0100

Faster Multiplication approach multiplication
parallelly handle bits.

MIPS Multiplication in MIPS Instruction :

64 bit register \rightarrow बनाया गया था, जोड़े, दोहरे register combine करके बनाया, 2 दो register सांके.

- high register
 - low register
- Product reg. \rightarrow 2 दो reg सांके,

HI \rightarrow High Register \rightarrow MSB 32 bit hold करेगा,
LO \rightarrow Low Register \rightarrow LSB 32 bit hold करेगा,

Instruction:

- mult rs, rt या multu rs, rt

\rightarrow 64 bit product in HI/LO
- 2 दो 32 bit reg multiply करेगा.

mult \rightarrow multiplication signed
multu \rightarrow multiplication unsigned.

- mghi rd

\rightarrow mghi = move from high register.

\rightarrow product का MSB 32 bit दो rd को store करेगा.

- mflo rd.

\rightarrow move from low register = mflo

\rightarrow product का LSB 32 bit rd को store करेगा.

Normalization

- Numbers with only one non-zero number before decimal point.

→ 5.64×10^{32} → Normalized

→ 109.64×10^{33} → Not normalized

Turning it into its corresponding normalized form

decimal point to 2 bit left shift

$$1.0964 \times 10^{33+2} = 1.0964 \times 10^{35}$$

2 bit left shift base 10 power is
2000 to add 2000

→ 0.00578×10^3 → Not normalized

Transforming to Normalized

decimal point to 3 bit right shift

→ 5.78×10^0

→ 5.78×10^0

3 bit right shift base 10
power is 0 minus.

right \Rightarrow left \Rightarrow left shift
left \Rightarrow right \Rightarrow right shift

Single precision \rightarrow 32 bit;

double precision \rightarrow 64 bit

Decimal to Floating Point Representation.

sequentially follow \Rightarrow

- Convert Decimal to Binary
- Convert Binary to Normalized Binary
- Find out biased exponent
- Find out sign bit and fraction

IEEE Floating Point Representation:

IEEE floating point \Rightarrow number

floating point \Rightarrow representation

floating point representation

- 32 bit \Rightarrow

Representation Single Precision

- 64 bit \Rightarrow

Representation Double precision

64 bit का अर्थ है कि range का number represent कर सकता है.

→ अर्थात् छोटे का अर्थ है कि number 64 bit का represent कर सकता है या 32 bit का। possible range 27.

→ bit length का अर्थ है कि range of number cover कर सकता है.



→ S का अर्थ है Sign bit

- 0 for positive number

- (-1) for negative number

Exponent:

• Single Precision

→ 8 bit (Exponent)

• Double Precision

→ 23 bits (Fraction)

• Double Precision

→ 11 bit (Exponent)

→ 52 bits (Fraction)

Floating point में exponent का bias

biased exponent unsigned

$$X = (-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{exponent} - \text{Bias})}$$


exponent:

↳ actual exponent + Bias.

- Single precision Bias = 127

- Double precision Bias = ~~127~~ 1023

Single Precision (32 bit)



- Sign bit 0 represents positive number; 1 represents negative number.

- Exponent:

• Base 2 or power of 2 exponent

• This exponent is an unsigned binary number between 8 bit precision.

$$\begin{aligned} 1.11101 \times 2^{35} \\ 1.11101 \times 2^{35} \end{aligned}$$

8 bit unsigned binary range = 0 to $2^8 - 1 = 0$ to 255
 But, values of exponent 00000000 and 11111111 are reserved...

∴ Range for biased exponent = 1 to 254

Exponent 1 to 254 is 8 bit bin representation of exponent 8 bit range.

✓ if biased exponent = n bits then.

$$\text{bias} = 2^{(n-1)} - 1$$

∴ Bias =

∴

∴ For 8 bit biased exponent: $2^{(8-1)} - 1 = 2^7 - 1 = 127$

✓ Biased exponent = actual exponent + bias.

∴ range of number is 1 to 2^{52}
range of value is 127 to 127 for 8 bit

representation is,

bias is value 1 to 254

single precision bit length

∴

lowest power = 126

$$\text{or } -126 + 127 = 1$$

highest power = 127

$$\text{or } -127 + 127 = 0$$

∴ range for exponent: 2^{-126} to 2^{127}

biased exp range 255 to 254

Convert 50.6749 to 32 bits IEEE-754 Floating Point Representation

50.6749

Binary of 50 = 110010

Binary of 0.6749 = 1010110011

Binary of

$$.6749 \times 2 = 1.3498$$

$$.3498 \times 2 = 0.6996$$

$$.6996 \times 2 = 1.3992$$

minimum 10 bits

∴ Binary of 50.6749 = 110010.1010110011

∴ Normalized Binary value = $1.\underbrace{100101010110011}_{\text{fraction / mantissa}} \times 2^5$

Here, actual exponent = 5.

$$\therefore \text{Bias} = 2^{(8-1)} - 1$$

$$\therefore \text{exponent bias} = 5 + 127 = 132 = 10000100$$

∴ As positive number so sign bit = 0.


0	1000	0100	0000	0000	10010	1010	1100	11
---	------	------	------	------	-------	------	------	----

IEEE-754 Floating Point Rep of 50.6749

= 0 1000 0100 0000 0000 10010 1010 1100 11

= 0X 429AB300

Double Precision (64 bit)



As fraction \rightarrow exponent \rightarrow range of number \rightarrow

as fraction, 52 bit \rightarrow number represent \rightarrow

Exponent 11 bit \rightarrow number of represent \rightarrow

- Sign bit 0 \rightarrow positive 1 \rightarrow negative

- Exponent

• 11 bit unsigned binary range = 0 to $2^{11}-1 = 2047$

\rightarrow exponents 0000 0000 000 \rightarrow 111 111 111 is reserved.

\therefore range for biased exponent is = 1 to 2046


$$\therefore \text{Bias} = 2^{(n-1)} - 1 = 2^{10} - 1 = 1023$$

For double precision:

$$\text{Biased exponent} = \text{Actual exponent} + \text{Bias (1023)}$$

\therefore actual exponent of minimum value -1024 as maximum value 1023.

Convert -0.232 to 12 bit IEEE -754 bit Floating Point Representation, where biased exponent is 4 bits



Binary of $0.232 = 0.0011011$

Normalized binary of $0.232 = 1.11011 \times 2^{-3}$

exponent:


actual exponent = -3

\therefore Bias for 4 bits = $2^{(4-1)} - 1 = 7$

\therefore Biased exponent = $-3 + 7 = 4 = 0100$

Sign bit = -1

Fraction = 1101100



= $0 \times A6c$

Floating Point (Single Point) to Decimal Conversion

■ 0x F24 00120

→ Hex to Binary.

1111 0010 0100 0000 0000 ~~0000~~ 0001 0010 0000

Binary according to format.

1 11100100 100 0000 0000 0001 0010 0000

Find out exponent and fraction.

Biased exponent = 111 00100

Biased exponent in Decimal = 228

$$\therefore \text{Actual exponent} = 228 - 127 \\ = 101$$

$$\text{Fraction} = 0.100 \ 0000 \ 0000 \ 0001 \ 0010 \ 0000$$

$$= 2^{-1} + 2^{-15} + 2^{-18}$$

$$= 0.5000343323$$

$$\begin{aligned} \checkmark \therefore \text{Decimal value} &= (-1)^{\text{sign bit}} \times (1 + \text{Fraction}) \times 2^{\text{exponent}} \\ &= (-1)^1 \times (1 + 0.5000343323) \times 2^{101} \\ &= ~~2^{101}~~ \quad 3.803038843 \times 10^{30} \end{aligned}$$

\therefore Upto 5 decimal point with rounding,

$$= 3.80304 \times 10^{30}$$

Floating Point Addition / Subtraction

$$35.23142 + 0.00053$$

$$X = 35.23142$$

$$Y = 0.00053$$

$$X_{bin} = 100011.0011101111$$

$$Y_{bin} = 0.0000000000010001011$$

X (Binary Normalized)

$$= 1.000110011101111 \times 2^5$$

Y (Binary Normalized)

$$= 1.0001011 \times 2^{-11}$$

এখানে 5 bit left shift করে
করতে পারি;

∴ Now updated y in Binary normalized
form

$$= 0.00000000000000000010001011 \times 2^5$$

আমরা যেকোনো ক্ষেত্রে
আমরা যেকোনো power
অনুযায়ী যোগ করব
এবং যোগ করার
করে দেব।

Rule:

Match the lower exponent
with higher exponent

$$\therefore X+Y = (1.000110011101111 \times 2^5) + (0.00000000000000000010001011 \times 2^5)$$

$$= (1.000110011101111 + 0.00000000000000000010001011) \times 2^5$$

$$= 1.0001100111011110001011 \times 2^5$$

$$= 100011.00111011110001011$$

$$= 35.2314224121 \text{ (decimal)}$$

Floating Point Multiplication

□ $5.239 \times (-0.003)$

• First thing to note
is just that the
result is a negative value.

$\Rightarrow x = 5.239$

$y = -0.003$

x in Binary = 101.0011101111 ; y in Binary

$= 0.0000000011000100$
101

$= 1.1000100101 \times 2^{-9}$
(normalized)

x (Binary normalized)

$= 1.010011101111 \times 2^2$

Multiplication of two base 2 power same thing.

आगे का, \Rightarrow as $2^{11/2}$ and negative sign is 12

$x \times y = - (1.010011101111 \times 2^2) \times (1.1000100101 \times 2^{-9})$

$= - (1.010011101111 \times 1.1000100101) \times 2^{2-9}$

$= - (1.010011101111 \times 1.1000100101) \times 2^{-7}$

$= - 10.000000101 \times 2^{-7}$

$= - 0.00000100000000101 \times 2^0$

$= - 0.0157012939$ (Decimal)

Floating Point Arithmetic

51500000 - BA10A000

→ X = 51500000

Sign bit 1 bit	exponent 8 bit	Mantissa 23 bit
-------------------	-------------------	--------------------

X (Binary)

= 0101 0001 0101 0000 0000 0000 0000 0000

Find out fraction and exponent

Biased exponent = 101 00010 = $(162)_{10}$

∴ For exponent = ~~127~~ 162 - 127 = 35

∴ Fraction or Mantissa = 0.101 0000 0000 0000 0000 0000

∴ X in Binary Normalized = 1. Fraction $\times 2^{\text{exponent}}$

∴ X in Binary Normalized = 1.101 0000 0000 0000 0000 0000 $\times 2^{+35}$

Similarly,

Y = BA10A000

Y (Binary) = 1011 1010 0001 0000 1010 0000 0000 0000

∴ Biased exponent = 011 10100 = 116

∴ exponent = 116 - 127 = -11

∴ Fraction = 0.001 0000 1010 0000 0000 0000

∴ Y in Binary normalized

= -1.001 0000 1010 0000 0000 0000 $\times 2^{-11}$

[As sign bit = -1]

Again,

X (Binary Normalized)

$$= 1.101\ 0000\ 0000\ 0000\ 0000\ 0000 \times 2^{35}$$

Y (Binary Normalized)

$$= -1.001\ 0000\ 1010\ 0000\ 0000\ 0000 \times 2^{(-11)}$$

$$= -0. [45\ 0's] 1001\ 0000\ 1010\ 0000\ 0000\ 0000 \times 2^{35}$$

$$X - (-Y) = X + Y$$

$$= (1.101\ 0000\ 0000\ 0000\ 0000\ 0000 + 0. [45\ 0's] 1001\ 0000\ 1010\ 0000\ 0000\ 0000) \times 2^{35}$$

$$= 1.101\ [42\ 0's] 1001\ 0000\ 1010\ 0000\ 0000\ 0000 \times 2^{35}$$

$$\blacksquare 7ACD0000 + 5BCA0000$$

$$\Rightarrow X = 7ACD0000$$

X (Binary)

$$= 0111 \quad 1010 \quad 1100 \quad 1101 \quad 0000 \quad 0000 \quad 0000 \quad 0000$$

$$= 0 \quad \underline{111 \quad 1010 \quad 1} \quad 100 \quad 1101 \quad 0000 \quad 0000 \quad 0000 \quad 0000$$

$$\therefore \text{Biased exponent} = 11110101 = 245.$$

$$\therefore \text{Exponent} = 245 - 127 = 118$$

For exponent being 8 bit,
Bias = $2^{(8-1)} - 1 = 127$

$$\therefore \text{Fraction / Mantissa} = 0.100110100000000000000000$$

$\therefore X$ (Binary normalized)

$$= 1.100110100000000000000000 \times 2^{118}$$

$$Y = 5BCA0000$$

$$Y \text{ (Binary)} = 0101 \quad 1011 \quad 1100 \quad 1010 \quad 0000 \quad 0000 \quad 0000 \quad 0000$$

$$\therefore \text{Biased exponent} = 10110111 = 183.$$

$$\therefore \text{exponent} = 183 - 127 = 56$$

$$\therefore \text{Fraction or Mantissa} = 100101000000000000000000$$

$\therefore Y$ (Binary Normalized)

$$= 1.100101000000000000000000 \times 2^{56}$$

$$Y \text{ in Binary normalized} = 0. [61 \ 05] \ 100 \ 1010 \ 0000 \ 0000 \times 2^{13}$$

$$\therefore x + y$$

$$= (1.1001101 \ 0000 \ 0000 \ 0000 \ 0000 + 0. [61 \ 05] \ 100 \ 1010 \ 0000 \ 0000) \times 2^{12}$$

$$= 1.1001101 \ [54 \ 05] \ 100 \ 1010 \ 0000 \ 0000 \ 0000 \ 0000 \times 2^{11}$$

Suppose, $x = 19.459$ and $y = 3.0124$, perform $x * y$ using IEEE floating-point representation.

$$\Rightarrow x = 19.459$$

$$x \text{ (Binary)} = 10011.01110100$$

$$x \text{ (Normalized)} = 1.001101110100 \times 2^4$$

$$y = 3.0124$$

$$y \text{ (Bin)} = 11.0000001100$$

$$y \text{ (Binary Normalized)} = 1.10000001100 \times 2^1$$

$$X * Y = (1.001101110100 \times 1.10000001100) \times 2^5$$

$$= 1.1101010010110010110000 \times 2^5$$

$$= 111010.0010110010110000$$

$$= 58.58734$$

$$\begin{array}{r} 1.001101110100 \\ \times 1.10000001100 \\ \hline 0000000000000000 \end{array}$$

100 110 111 0100 XX
100 110 111 0100 XX

1. 1101 0100 / 011 001 011 0000

(P.T.O.)

MIPS Division:

- Use HI/LO register for result.

- HI: \rightarrow 32 bit remainder (અવશેષ)

- LO: \rightarrow 32 bit quotient (વિભાજન)

- Instructions:

- `div rs, rt` / `divu rs, rt`

- No overflow on divide by 0 checking

- Software must perform check if required

- Use `mfhi`, `mflo` to access result.

`div rs, rt` \rightarrow `rs` register is value divided by `rt`.

`div $t0, $t1`

■ `div` register is value even or odd.

આથી `div` instruction નીચે જેવું

જેવું મળે,

`div` ની remainder ને `mfhi` ના રજીસ્ટર

માં મેળવવા માટે `mfhi` નો ઉપયોગ કરવો.

Example

`mfhi $t0` \rightarrow remainder is value of `$t0` after `div`.

ଏହା ଏକ \$f0 32 value 0 માં 32.7 even
 - 32 bit odd

Floating Point Registers and Instructions

Register 1. 32 data રાખે છે નારી 32 મહત્તમ int 24,


Floating Point નારી Register 3 રાખે છે નારી 24

Floating Point એ 32 બટી 32 નારી 32 register file
 32 બટી,

Floating Point Register નારી
 \$f0, \$f1, ..., 32 બટી

Named Co-processor 1.

• એ both int એ float type data hold
 32 બટી,



Co-processor 1 32 32 bit register નારી 32
 32 બટી register નારી

Coprocessor 1 to register file

\$f0 over \$f31

■ $A[3] = (\text{float}) x$

Where x is in \$f0 and base address of A is in \$s1.

⇒ $\text{swc1 } \$f0, 12(\$s1)$

■ $\text{Float}(a) = B[2]$

Where a is in \$f0 and base address of B is in \$s1.

⇒ $\text{lwc1 } \$f0, 8(\$s1)$

Co-processor to register overwrite करार option नई,

MIPS Instruction For Single Precision:

⇒ Single Precision 32 bit

$\$f_0 = \$f_1 + \$f_2$
 \hookrightarrow add.s $\$f_0, \$f_1, \$f_2$

$$\$f_0 = \$f_1 - \$f_2$$

sub.s $\$f_0, \$f_1, \$f_2$

"add.s" and "sub.s" indicate single precision
 add subtract

MIPS Instruction For Double Precision:

⇒ Double Precision 64 bit

$$\$f_0 = \$f_1 + \$f_2$$

\hookrightarrow ~~add~~ Valid as Coprocessors

as 32 bit register and as

as 32 bit hold register

$$\$f_0 = \$f_1 - \$f_2$$

but double precision and 64 bit, example

as $\$f_0, \$f_1, \$f_2$: 32 bit hold register but

and 64 bit, So, Source & Destination

64 bit.


as $\$f_0$ to register and 64 bit register so

as slot name, So, f_0 and f_1

as f_0 and f_1

So, f_0 and f_1 combination

as 64 bit register



So, Valid example,

$$\$f_0 = \$f_2 + \$f_4$$

add.d \$f0, \$f2, \$f4

"add.d" only sub.d inaccurate

$$\$f_0 = \$f_2 - \$f_4$$

sub.s \$f0, \$f2, \$f4

double precision

Moving Values from registers:

mtc1 \$s1, \$f0

Coprocessor write right hand side

mfc1 \$s1, \$f0

Convert a Register Value from float to int
[Single Precision]

cvt.w.s \$f0, \$f1

Convert Coprocessor R

float value to r.h.s.

So, r.h.s. can convert this is design.

Convert a register's value from int to float
[Single precision]

cvt.s.w \$f0, \$f1

left a converted value

Double Precision to Single Precision

cvt.s.d. \$f0, \$f1

Single Precision to Double Precision

cvt.d.s. \$f0, \$f1

Float(x) = (int) y + float(z)
int(y) = (float) x - (float) z

Suppose x, y, z are in \$f1, \$s1 and \$f2 correspondingly.

⇒ MIPS Code:

mtc1 \$s1, \$f0 # reg store mem of (int) y into
cvt.s.w. \$f0, \$f0 # int y to float(y), convert
add.s \$f1, \$f0, \$f2 # float(x) = float(y) + float(z)
sub.s \$f3, \$f1, \$f2 # float(y) = float(x) - float(z)
cvt.w.s \$f3, \$f3 # float(y) to int(y), convert
mfc1 \$s1, \$f3 # int(y) = float(x) - float(z)

and int(y) is value is
again pushed in
the saved register
(register \$s1)

Chapter - 3 Formula and Procedure.

- n bit system's unsigned number range

$$- 2^{(n-1)} \text{ to } + 2^{(n-1)} - 1$$

- n bit systems signed number range

$$0 \text{ to } 2^n - 1$$

- Overflow: [n bit arch. follow कृत्रिम िसंगत अंतर शर]

Int. Addition

- Overflow if out of range.
- If sign bit is 1 while adding two positive number.
- If sign bit is 0 while adding two negative number.
- **No** overflow while adding a positive number and a negative number.

Int Subtraction

- Overflow if out of range.
- If sign bit is 0 while subtracting +ve number from -ve number.
- If result sign is 1 while subtracting a -ve number from a positive number.
- **No** overflow while subtracting two positive number or while subtracting two negative number.

Sign bit = 0 अंतर positive

Sign bit = 1 अंतर negative.

- Long Multiplication

- यदि n bit arch. है then, ~~not~~

- multiplier n bit

- multiplicand ~~only~~ product $2n$ bit.

- Flowchart for procedure. ★

- Optimized Multiplication

- यदि n bit arch. है ~~उपलब्ध~~,

- multiplier and multiplicand n bit

- product ~~only~~ $2n$ bit.

- But there's a catch,

for example in ~~32~~ 32 bit arch; optimized multiplication

- multiplier 32 bit, multiplicand 32 bit

- Product 64 bit

↳ product is 64 bit 2 ~~word~~ for 32.

HI ← MSB 32 BIT denotes. →

20 ← LSB 32 BIT → Multiplier

MSB 32 bit is multiplicand

is ~~not~~ ALU is ~~not~~

is ~~not~~ 32 bit is

• MIPS Multiplication Instruction

→ mult rs, rt ; multu rs, rt

⇒ mflhi rd:

↪ Product is MSB 32 bit is rd to store value.

⇒ mflw rd:

↪ Product is LSB 32 bit is rd to store value.

• Decimal Point

- left shift करना power बढ़े
- right shift " " " " " "

• Conversion From Decimal to Floating Point

① Convert Decimal to Binary

② Convert Binary to Normalized Binary.
→ Normalized form: $1.xxxxx \times 2^y$

③ Find out the Biased exponent.

④ Find out sign bit and fraction.

sign bit

$$X = (-1)^{\text{sign bit}} \times (1 + \text{Fraction}) \times 2^{(\text{Biased exponent} - \text{Bias})}$$

Floating Point Format:

• Single Point Precision


⇒ Sign bit = 1 bit

⇒ exponent = 8 bit
(biased)

⇒ Fraction / Mantissa = 23 bit

∴ Total 32 bits

⇒ Bias = 127



• Double precision

⇒ Sign bit = 1 bit

⇒ exponent = 11 bit
(biased)

⇒ Fraction / Mantissa = 52 bit

∴ Total 64 bits

⇒ Bias = 1023

Formula:

• If exponent field length = ~~2~~ n bit, then,

$$\text{Bias} = 2^{n-1} - 1$$

• Biased exponent = Actual exponent + Bias

Single Precision. exponent Range: -127 to 127.

Double Precision. exponent Range: -1022 to 1023.

(ଅବିଭାଜ୍ୟ ସଂଖ୍ୟା ଯାହା ଦ୍ୱାରା ଦର୍ଶାଯାଇଛି)

ଏହା ଏକ ଅସଂଖ୍ୟ ଅଟେ (ଏକ ଅସଂଖ୍ୟ)