



Chapter 2

Instructions: Language of the Computer

Some Definitions

What is Computer Architecture?

The science and art of designing, selecting, and interconnecting hardware components and designing the hardware/software interface to create a computing system that meets functional, performance, energy consumption, cost, and other specific goals.




Some Definitions

- ISA: An abstract interface between the hardware and the lowest level software of a machine that encompasses all the information necessary to write a machine language program that will run correctly, including instructions, registers, memory access, I/O, and so on.



Translation and Startup



```
while (i<5){
```

```
    a = a + i;
```

```
    i++;
```

```
}
```

**C Code/
High Level Code**



```
WHILE: slti $t0,$s0,5
```

```
beq $t0,$zero,END
```

```
add $s1,$s1,$s0
```

```
addi $s0,$s0,1
```

```
j WHILE
```

```
END:
```

Assembly Code

```
01010101.....0111
```


```
01101001.....1001
```

```
10111000.....0101
```

```
10100111.....0111
```

```
00101010.....1101
```

**Machine Code/
Native Code**



Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets



The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E



Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination
- All arithmetic operations have this form
- *Design Principle 1: Simplicity favours regularity*
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



Arithmetic Example

- C code:

$$f = (g + h) - (i + j);$$

- Compiled MIPS code:

```
add $t0, $g, $h # temp t0 = g + h  
add $t1, $i, $j # temp t1 = i + j  
sub $f, $t0, $t1 # f = t0 - t1
```



Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32×32 -bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a “word”
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- *Design Principle 2: Smaller is faster*
 - c.f. main memory: millions of locations



Register Operand Example

- C code:

$f = (g + h) - (i + j);$

- f, ..., j in \$s0, ..., \$s4

- Compiled MIPS code:

add \$t0, \$s1, \$s2

add \$t1, \$s3, \$s4


sub \$s0, \$t0, \$t1



Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is BigEndian
 - Most-significant byte at least address of a word
 - *c.f.* LittleEndian: least-significant byte at least address





Collected from Wikipedia

Memory Operand Example 1

- C code:

g = h + A[8];

- g in \$s1, h in \$s2, base address of A in \$s3

- Compiled MIPS code:

- Index 8 requires offset of 32
 - 4 bytes per word

**lw \$t0, 32(\$s3) # load word
add \$s1, \$s2, \$t0**

offset

base register



- Here A is an Array.
- P is divisible by 4

Address	Comparison to Array	BYTE 1 (8-bit)	BYTE 2	BYTE 3	BYTE 4	
0x11204000	A[0]	A	A+1	A+2	A+3	WORD #1
0x11204004	A[1]	A+4	A+5	A+6	A+7	WORD #2
0x11204008	A[2]	A+8				WORD #3
0x1120400C	A[3]	A+12				WORD #4
0x11204010	A[4]	A+16				WORD #5
0x11204014	A[5]	A+20				WORD #6

Base Address = P
Offset = $3 \times 4 = 12$



Memory Operand Example 2

- C code:

A[s2] = h + A[s3];

- h in \$s2, base address of A in \$s3

- Compiled MIPS code:

- Index 5 requires offset of 20

```
lw $t0, 20($s3) # load word
add $t0, $s2, $t0
sw $t0, 48($s3) # store
word
```



Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!



- The MIPS architecture can support up to 32 address lines.
- So an address could be $0xABCD1234$ in hexadecimal
- Each memory address or cell is 8-bit or 1 byte
- This results in a $2^{32} \times 8$ RAM, which would be 4 GB of memory.



Immediate Operands

- Constant data specified in an instruction
add \$3, \$3, 4
- No subtract immediate instruction
 - Just use a negative constant
add \$2, \$1, -1
- Design Principle 3: Make the common case fast*
 - Small constants are common
 - Immediate operand avoids a load instruction



The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers

add \$t2, \$s1, \$zero



MIPS Register File

Holds thirty-two 32-bit registers

- Two read ports and
- One write port

Registers are

- Faster than main memory
 - But register files with more locations are slower (e.g., a 64 word file could be as much as 50% slower than a 32 word file)
 - Read/write port increase impacts speed quadratically
- Easier for a compiler to use
 - e.g., $(A*B) - (C*D) - (E*F)$ can do multiplies in any order vs. stack
- Can hold variables so that
 - code density improves (since register are named with fewer bits than a memory location)



Unsigned Binary Integers

- Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to $+2^n - 1$
- Example
 - 0000 0000 0000 0000 0000 0000 1011₂
= 0 + ... + 1×2³ + 0×2² + 1×2¹ + 1×2⁰
= 0 + ... + 8 + 0 + 2 + 1 = 11₁₀
- Using 32 bits
 - 0 to $+4,294,967,295$



2s-Complement Signed Integers

- Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1} - 1$

- Example

- $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100_2$
 $= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$
 $= -2,147,483,648 + 2,147,483,644 = -4_{10}$

- Using 32 bits

- $-2,147,483,648$ to $+2,147,483,647$



2s-Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - -1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111



Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$\begin{aligned}x + \bar{x} &= 1111\dots111_2 = -1 \\ \bar{x} + 1 &= -x\end{aligned}$$

- Example: negate +2
 - $+2 = 0000\ 0000\dots0010_2$
 - $-2 = 1111\ 1111\dots1101_2 + 1$
 $= 1111\ 1111\dots1110_2$



Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- In MIPS instruction set
 - **addi**: extend immediate value
 - **lb, lh**: extend loaded byte/halfword
 - **beq, bne**: extend the displacement
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110




Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 – \$t7 are reg's 8 – 15. Can be written as \$8-\$15
 - \$t8 – \$t9 are reg's 24 – 25. Can be written as \$24-\$25
 - \$s0 – \$s7 are reg's 16 – 23. Can be written as \$16-\$23



MIPS R-format Instructions



Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)



R-format Example

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

$0000001000110010010000000100000_2 = 02324020_{16}$



Hexadecimal

Base 16

- Compact representation of bit strings
- 4 bits per hex digit

0	0000	4	0100	8	1000	c	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	a	1010	e	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
 - 1110 1100 1010 1000 0110 0100 0010 0000



MIPS I-format Instructions



- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2^{15} to $+2^{15} - 1$
 - Address: offset added to base address in rs
- *Design Principle 4: Good design demands good compromises*
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible



MIPS I-format Instructions

- MIPS has two basic **data transfer** instructions for accessing memory

lw \$t0, 4(\$s3) #load word from memory


sw \$t0, 8(\$s3) #store word to memory

- The data is loaded into (lw) or stored from (sw) a register in the register file – a 5 bit address
- The memory address – a 32 bit address – is formed by adding the contents of the **base address register** to the **offset** value
 - A 16-bit field meaning access is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register
 - Note that the offset can be positive or negative




MIPS I-format Instructions

- ## Load/Store Instruction Format (I format):



$$\begin{array}{r} 24_{10} + \$s2 = \\ \hline \textcolor{red}{\dots 0001\ 1000} \\ + \textcolor{red}{\dots 1001\ 0100} \\ \hline \textcolor{red}{\dots 1010\ 1100} = \\ \textcolor{red}{0x120040ac} \end{array}$$




MIPS I-format Instructions

- Load/Store Instruction Format (I format):

Load Word Example


Iw \$1, 100(\$2) # \$1 = Mem[\$2+100]

op	rs	rt	immediate
010011	00010	00001	0000 0000 0110 0100



Stored Program Computers

The BIG Picture



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Logical Operations

- Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

- Useful for extracting and inserting groups of bits in a word



Shift Operations

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - **SLI** by i bits multiplies by 2^i
- Shift right logical
 - Shift right and fill with 0 bits
 - **SRI** by i bits divides by 2^i (unsigned only)



AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

\$t2 0000 0000 0000 0000 0000 1101 1100 0000

\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 0000 0000 0000 0000 0000 1100 0000 0000



OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2

\$t2 0000 0000 0000 0000 0000 1101 1100 0000

\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 0000 0000 0000 0000 0011 1101 1100 0000



NOT Operations

- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
 - $a \text{ NOR } b == \text{NOT} (a \text{ OR } b)$

nor \$t0, \$t1, \$zero

Register 0: always
read as zero

\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 1111 1111 1111 1111 1100 0011 1111 1111



Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- **beq rs, rt, L1**
 - if ($rs == rt$) branch to instruction labeled L1;
- **bne rs, rt, L1**
 - if ($rs != rt$) branch to instruction labeled L1;
- **jal L1**
 - unconditional jump to instruction labeled L1



Compiling If Statements


- C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in \$s0, \$s1, ...

- Compiled MIPS code:

```
beq $s3, $s4, Else
add $s0, $s1, $s2
} Exit
Else: sub $s0, $s1, $s2
Exit: ...
```



Assembler calculates addresses



```
If (p ! 3)
  a = a + p
```

```
Bne t1,t2,Label
J exit
Label: add t4,t4,t1
exit
```


```
Beq t1,t2,exit
add t4,t4,t1
exit
```



Specifying Branch Destinations

- Use a register (like in lw and sw) added to the 16-bit offset
 - which register? Instruction Address Register (the PC)
 - its use is automatically implied by instruction
 - PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
 - limits the branch distance to -2^{15} to $+2^{15}-1$ instructions from the (instruction after the) branch instruction, but most branches are local anyway

from the low order 16 bits of the branch instruction




Specifying Branch Destinations

- MIPS also has an unconditional branch instruction or **jump** instruction:


j label #go to label

- Instruction Format (J Format):



Target Addressing Example

- Assume Loop at location 80000



New PC = Old PC +4+(3<<2)

Loop: sll \$t1, \$s3, 2
add \$t1, \$t1, \$s6
lw \$t0, 0(\$t1)
bne \$t0, \$s5, Exit
add \$s3, \$s3, 1
} Loop
Exit: ...

80000	0	0	19	9	2	0
80004	0	9	22	9	0	32
80008	35	9	8			0
80012	5	8	21			2
80016	8	19	19			1
80020	2					20000
80024						



Compiling Loop Statements

- C code:

while (save[i] == k) i += 1;

- i in \$s3, k in \$s5, address of save in \$s6


- Compiled MIPS code:

```
Loop: sll $t1, $$s3, 2
      add $t1, $t1, $$s6
      lw $t0, 0($t1)
      bne $t0, $$s5, Exit
      addi $$s3, $$s3, 1
    } Loop
Exit: ...
```



Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- **slt rd, rs, rt**
 - if ($rs < rt$) $rd = 1$; else $rd = 0$;
- **slti rt, rs, constant**
 - if ($rs < \text{constant}$) $rt = 1$; else $rt = 0$;
- Use in combination with **beq, bne**
slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2)
bne \$t0, \$zero, L # branch to L



Branch Instruction Design

- Why not **blt**, **bge**, etc?
- Hardware for $<$, \geq , ... slower than $=$, \neq
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- **beq** and **bne** are the common case
- This is a good design compromise



Branch Addressing

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward


op	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- PC-relative addressing
 - Target address = $PC + offset \times 4$
 - PC already incremented by 4 by this time



Jump Addressing

- Jump (`l` and `jal`) targets could be anywhere in text segment
 - Encode full address in instruction



- (Pseudo)Direct jump addressing
 - Target address = $PC_{31\dots 28} : (address \times 4)$

Target Addressing Example

- Loop code from earlier example
 - Assume Loop at location 80000

```
Loop: sll $t1,$s3,2  
add $t1,$t1,$s6  
lw $t0,0($t1)  
bne $t0,$s5, Exit  
addi $s3,$s3,1  
} Loop  
Exit: ...
```

80000	0	0	19	9	4	0
80004	0	9	22	9	0	32
80008	35	9	8			0
80012	5	8	21			2
80016	8	19	19			1
80020	2					20000
80024						



Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
- Example

beq \$s0,\$s1, L1



bne \$s0,\$s1, L2

} L1

L2: ...




Addressing Mode Summary

1. Immediate addressing





ADDI, ANDI

2. Register addressing





ADD, AND

3. Base addressing





LW, SW, LB

4. PC-relative addressing



BEQ, BNE

5. Pseudodirect addressing



J



Signed vs. Unsigned

- Signed comparison: **slt, sltu**
- Unsigned comparison: **sltu, sltui**
- Example
 - $\$s0 = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111$
 - $\$s1 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
 - **slt \$t0, \$s0, \$s1 # signed**
 - $-1 < +1 \Rightarrow \$t0 = 1$
 - **sltu \$t0, \$s0, \$s1 # unsigned**
 - $+4,294,967,295 > +1 \Rightarrow \$t0 = 0$



Procedure Calling

Steps required

1. Place parameters in registers
2. Transfer control to procedure
3. Acquire storage for procedure
4. Perform procedure's operations
5. Place result in register for caller
6. Return to place of call



Register Usage

- \$a0 – \$a3: arguments (reg's 4 – 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- \$t0 – \$t9: temporaries
 - Can be overwritten by callee
- \$s0 – \$s7: saved
 - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)



Procedure Call Instructions

- Procedure call: jump and link
jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
jr \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 - e.g., for case/switch statements



Leaf Procedure Example

- C code:

```
int leaf_example(int g, h, i,  
j)  
{ int f;  
f = (g + h) - (i + j);  
return f;  
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0



Address	Data
0x11111240	0x12345678
0x1111123C	0x56987990
0x11111238	
0x11111234	

STACK

PUSH \$s0 = 0x56987990 into Stack



**addi \$sp, \$sp,
-4
sw \$s0,
0(\$sp)**

POP 0x56987990 from Stack
And store into \$s0

lw \$s0,0(\$sp)

addi \$sp, \$sp, 4

Leaf Procedure Example

- MIPS code:

leaf example:

**add \$sp, \$sp, -4
sw \$s0, 0(\$sp)**

Save \$s0 on stack

**add \$t0, \$a0, \$a1
add \$t1, \$a2, \$a3
sub \$s0, \$t0, \$t1**

Procedure body

add \$v0, \$s0, \$zero

Result

lw \$s0, 0(\$sp)

Restore \$s0

add \$sp, \$sp, 4

jr \$ra

Return



Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call



Non-Leaf Procedure Example

- C code:

```
int Fact (int n)
{
    if (n < 1) return 1;
    else return n * Fact(n - 1);
}
```

- Argument n in \$a0
- Result in \$v0



Non-Leaf Procedure Example


MIPS code:

Fact:

```
addi $sp, $sp, -8 # adjust stack for 2 items
sw $ra, 4($sp) # save return address
sw $ao, 0($sp) # save argument
slt $t0, $ao, 1 # test for n < 1
beq $t0, $zero, L1
addi $vo, $zero, 1 # if so, result is 1
addi $sp, $sp, 8 # pop 2 items from stack
jr $ra # and return
L1: addi $ao, $ao, -1 # else decrement n
jal fact # recursive call
lw $ao, 0($sp) # restore original n
lw $ra, 4($sp) # and return address
addi $sp, $sp, 8 # pop 2 items from stack
mul $vo, $ao, $vo # multiply to get result
jr $ra # and return
```



Local Data on the Stack




- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage



Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$gp initialized to address allowing \pm offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Character Data

- Byte-encoded character sets
 - ASCII: 128 characters
 - 95 graphic, 33 control
 - Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings



Byte/Halfword Operations

- Could use bitwise operations
- MIPS byte/halfword load/store
 - String processing is a common case

**lb rt, offset(rs) lh rt,
offset(rs)**

- Sign extend to 32 bits in rt

**lbu rt, offset(rs) lhu rt,
offset(rs)**

- Zero extend to 32 bits in rt

**sb rt, offset(rs) sh rt,
offset(rs)**



Store just rightmost byte/halfword

String Copy Example

```
char x[],  
y[]); $= '\0'  
a0, $a1
```


- MIPS code:

strcpy:

```
addi $sp, $sp, -4    # adjust stack  
sw $s0, 0($sp)      # save $s0  
add $s0, $zero, $zero # i = 0  
L1: add $t1, $s0, $a1  # addr of y[i]  
lw $t2, 0($t1)       # $t2 = y[i]  
add $t3, $s0, $a0    # addr of x[i]  
sb $t2, 0($t3)       # x[i] = y[i]  
beq $t2, $zero, L2  # exit loop  
addi $s0, $s0, 1     # i = i + 1  
j L1                 # next iteration of loop  
L2: lw $s0, 0($sp)    # restore $s0  
addi $sp, $sp, 4      # pop 1 item from stack  
jr $ra                # and return
```



String Copy Example



32-bit Constants

- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant

lui rt, constant

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0

lui \$50,

61

ori \$50, \$50,

2304

0000 0000 0111 1101	0000 0000 0000 0000
---------------------	---------------------

0000 0000 0111 1101	0000 1001 0000 0000
---------------------	---------------------



Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

move \$t0, \$t1 → **add \$t0, \$zero, \$t1**

blt \$t0, \$t1, L → **slt \$at, \$t0, \$t1
bne \$at, \$zero, L**

- \$at (register 1): assembler temporary



Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code



Linking Object Modules

- Produces an executable image
 1. Merges segments
 2. Resolve labels (determine their addresses)
 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space



Loading a Program

- Load from image file on disk into memory
 1. Read header to determine segment sizes
 2. Create virtual address space
 3. Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 4. Set up arguments on stack
 5. Initialize registers (including \$sp, \$fp, \$gp)
 6. Jump to startup routine
 - Copies arguments to \$a0, ... and calls main
 - When main returns, do exit syscall



Dynamic Linking

- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions




Lazy Linkage

Indirection table


Stub: Loads routine ID,
Jump to linker/loader

Linker/loader code

Dynamically
mapped code



Starting Java Applications



C Sort Example

- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)

```
void swap(int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```

- v in \$a0, k in \$a1, temp in \$t0



The Procedure Swap

```
swap: sll $t1, $a1, 2 # $t1 = k * 4  
add $t1, $a0, $t1 # $t1 = v + (k * 4)  
# (address of v[k])
```

```
lw $t0, 0($t1) # $t0 (temp) = v[k]
```

```
lw $t2, 4($t1) # $t2 = v[k+1]
```

```
sw $t2, 0($t1) # v[k] = $t2 (v[k+1])
```

```
sw $t0, 4($t1) # v[k+1] = $t0 (temp)
```

```
jr $ra      # return to calling routine
```



The Sort Procedure in C

- Non-leaf (calls swap)

```
void sort (int v[], int n)
{
    int i, j;
    for (i = 0; i < n; i += 1) {
        for (j = i + 1;
            j >= 0 && v[j] > v[j + 1];
            j -= 1) {
                swap(v, j);
            }
        }
    }
}
```

- v in \$a0, k in \$a1, i in \$s0, j in \$s1



The Procedure Body

```
move $s2, $a0      # save $a0 into $s2
move $s3, $a1      # save $a1 into $s3
move $s0, $zero    # i = 0
for1st: slt $t0, $s0, $s3  # $t0 = 0 if $s0 >= $s3 (i >= n)
        beq $t0, $zero, exit1 # go to exit1 if $s0 >= $s3 (i >= n)
        addi $s1, $s0, -1   # j = i - 1
for2st: slti $t0, $s1, 0   # $t0 = 1 if $s1 < 0 (j < 0)
        bne $t0, $zero, exit2 # go to exit2 if $s1 < 0 (j < 0)
        sll $t1, $s1, 2     # $t1 = j * 4
        add $t2, $s2, $t1    # $t2 = v + (j * 4)
        lw $t3, 0($t2)      # $t3 = v[j]
        lw $t4, 4($t2)      # $t4 = v[j + 1]
        slt $t0, $t4, $t3    # $t0 = 0 if $t4 >= $t3
        beq $t0, $zero, exit2 # go to exit2 if $t4 >= $t3
        move $a0, $s2        # 1st param of swap is v (old $a0)
        move $a1, $s1        # 2nd param of swap is j
        jal swap            # call swap procedure
        addi $s1, $s1, -1    # j -= 1
        j for2st            # jump to test of inner loop
exit2: addi $s0, $s0, 1    # i += 1
        j for1st            # jump to test of outer loop
```

Move
params

Outer loop

Inner loop

Pass
params
& call

Inner loop

Outer loop







The Full Procedure

```
sort: addi $sp,$sp,-20 # make room on stack for 5
      registers
      sw $ra, 16($sp)    # save $ra on stack
      sw $s3,12($sp)     # save $s3 on stack
      sw $s2, 8($sp)      # save $s2 on stack
      sw $s1, 4($sp)      # save $s1 on stack
      sw $so, 0($sp)      # save $so on stack
      ...
      # procedure body
      ...
exit: lw $so, 0($sp) # restore $so from stack
      lw $s1, 4($sp)    # restore $s1 from stack
      lw $s2, 8($sp)    # restore $s2 from stack
      lw $s3,12($sp)   # restore $s3 from stack
      lw $ra,16($sp)    # restore $ra from stack
      addi $sp,$sp,20 # restore stack pointer
      jr $ra           # return to calling routine
```






Effect of Compiler Optimization

Compiled with gcc for Pentium 4 under Linux



Effect of Language and Algorithm



Lessons Learnt

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!



Arrays vs. Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity



Example: Clearing an Array

```
clear1(int array[], int size) {  
    int i;  
    for (i = 0; i < size; i++)  
        array[i] = 0;  
}
```

```
move $t0,$zero # i = 0  
loop1: sll $t1,$t0,2 # $t1 = i * 4  
       add $t2,$a0,$t1 # $t2 =  
                   # &array[i]  
       sw $zero,0($t2) # array[i] = 0  
       addi $t0,$t0,1 # i = i + 1  
       slt $t3,$t0,$a1 # $t3 =  
                   # (i < size)  
       bne $t3,$zero,loop1 # If (...)  
                           # Go to loop1
```

```
clear2(int *array, int size) {  
    int *p;  
    for (p = &array[0]; p <  
         &array[size];  
         p = p + 1)  
        *p = 0;  
}
```

```
move $t0,$a0 # p = &array[0]  
sll $t1,$t0,2 # $t1 = size * 4  
add $t2,$a0,$t1 # $t2 =  
# &array[size]  
loop2: sw $zero,0($t0) #  
       memory[p] = 0  
       addi $t0,$t0,4 # p = p + 4  
       slt $t3,$t0,$t1 # $t3 =  
                   #(p < &array[size])  
       bne $t3,$zero,loop2 # If (...)  
                           # Go to loop2
```



Comparison of Array vs. Ptr

- Multiply “strength reduced” to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer



ARM & MIPS Similarities

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	$15 \times 32\text{-bit}$	$31 \times 32\text{-bit}$
Input/output	Memory mapped	Memory mapped




Compare and Branch in ARM

- Uses condition codes for result of an arithmetic/logical instruction
 - Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
 - Top 4 bits of instruction word: condition value
 - Can avoid branches over single instructions



Instruction Encoding



The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments



The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, *The Pentium Chronicles*)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions



The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T – Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success



Basic x86 Registers

Name	Use
EAX	GPR 0
ECX	GPR 1
EDX	GPR 2
EBX	GPR 3
ESP	GPR 4
EBP	GPR 5
ESI	GPR 6
EDI	GPR 7
CS	Code segment pointer
SS	Stack segment pointer (top of stack)
DS	Data segment pointer 0
ES	Data segment pointer 1
FS	Data segment pointer 2
GS	Data segment pointer 3
EIP	Instruction pointer (PC)
EFLAGS	Condition codes



Basic x86 Addressing Modes

- Two operands per instruction


Source/dest operand	Second source operand
Register	Register
Register	Immediate
Register	Memory
Memory	Register
Memory	Immediate

- Memory addressing modes
 - Address in register
 - $\text{Address} = R_{\text{base}} + \text{displacement}$
 - $\text{Address} = R_{\text{base}} + 2^{\text{scale}} \times R_{\text{index}}$ (scale = 0, 1, 2, or 3)
 - $\text{Address} = R_{\text{base}} + 2^{\text{scale}} \times R_{\text{index}} + \text{displacement}$



x86 Instruction Encoding


a. JE EIP + displacement




b. CALL




c. MOV EBX, [EDI + 45]



d. PUSH ESI



e. ADD EAX, #6765



f. TEST EDX, #42



Variable length encoding

- Postfix bytes specify addressing mode
- Prefix bytes modify operation
 - Operand length, repetition, locking, ...

Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1–many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions




Fallacies

- Powerful instruction \Rightarrow higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code \Rightarrow more errors and less productivity



Fallacies

- Backward compatibility \Rightarrow instruction set doesn't change
 - But they do accrete more instructions



x86 instruction set

Pitfalls

- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped



Concluding Remarks

- Design principles
 1. Simplicity favors regularity
 2. Smaller is faster
 3. Make the common case fast
 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - c.f. x86



Concluding Remarks

- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%