28

CSE 340 Online Proctored Exam Fall 2023

Name: Rejwan Shah

Strulen 30: 23211108

Section: Ug.

## Answer to the question no 1

X in Binary

Binary of 
$$2 = 10$$
.

Binary of  $0.021 = 0000010$ .

$$0.021 \times 2 = 0.042 \quad 0$$

$$0.042 \times 2 = 0.084 \quad 0$$

$$0.084 \times 2 = 0.168 \quad 0$$

$$0.68 \times 2 = 0.336 \quad 0$$

$$0.336 \times 2 = 0.672 \quad 0$$

$$0.672 \times 2 = 1.344 \quad \text{es}$$

$$0.344 \times 2 = 0.638 \quad 0$$

Y in Binary

$$0.91 \times 2 = 1.82 \quad 1$$

$$0.82 \times 2 = 1.64 \quad 1$$

$$0.64 \times 2 = 1.28 \quad \text{f}$$

$$0.28 \times 2 = 0.56 \quad \text{G}$$

$$0.56 \times 2 = 1.12 \quad 1$$

$$0.12 \times 2 = 0.24 \quad \text{G}$$

$$0.24 \times 2 = 0.48 \quad \text{G}$$

X in single

Now multiplying X \* 4.

X\*Y= (1-00000010 \* 1-110100) \* 2 - x 21

= (1.0000000 10 \* 1.110100) x2°

= (11-1 0100 1110 1000) x20

= (1.11 0100 1110 1000) ×21

-05

Decimal, underflu

(0)

Given that

20 bit register and 5 bit for exponen

: Fraction part is 14 bits.

-61-312 : Sign bit=1.

Binary of 61. = 11 1161

Binary of .312 = .0100 11111

Binary of 61.312 in Normalized form

= 11 1101. 0100 11111

= 1. 11101 0100 11111 x25

.312x2=0.624 0 .624x2=1.248 1

·248 x 2 = 0·496 0

· 996 x 2 = 0.992 0

· 992x2=1.984 "

·984 x 2 = 1.968

·968 x 2 = 1.936 1

·936x2= 1·872

·872×2=1.744

Here, fraction part = 0.11101 0100 11111

Actual exponent = 5.

As there is 5 bit for exponent.

: bias =  $2^{5-1}$ . -1 = 15.

: Biased exponent = (5 f 5 = 20)

: Floating point representation would be,

1 10100 11101 0100 11111

:. Floating Point representation in hex would be,

= D3A 9F

: Actual exponent = 
$$245 - 127$$
 [: An bian =  $127$  bit  $exponent$  due to bian =  $2^{n-1}$ 

: Xin Binary normalized = 1.010 1100 0010 0000 0000 x 2118

:. Actual exponent = 87 -127 = -90

:.  $\gamma$  in binary normalized = 1.100 1101 1100 0000 0000 0000

- .. Now wodated yin binary nor mulized form
  = 0. [157 0') 1100 1101 1100 0000 0000 0000 x 2118
- .: X+Y
  - = 2 118 (1.010 1100 0010 0000 0000 + 0. [157 0/0] 1100 1101
- =(1. 010 1100 001 [1470') 1100 1101 1100 0000 0000 0000)x2"
- $= \frac{1}{12} + \frac{1}{158}$   $= (2^{\circ} + 2^{-7} + 2^{-4} + 2^{-5} + 2^{-10} + 2^{-158} + 2^{-159} + 2^{-162} + 2^{-163} + 2^{-165}$   $+ 2^{-166} + 2^{-167}) \times 2^{118}$ 
  - = 1-344 72 6563 X2 118
    - = 4.4686 20484 X1033.

- Pseudo instructions don't fall under the available MIPS instruction type because there to give these instructions are there to give us a basie idea for the original instructions work. One of the pseudo instruction is:

  mult not represent to mult respect to mult instruction is mult respect to multiple to mult respect to give the original instruction.
- The given statement is False. As, pe just hold the address of the current instruction that is being executed. Moreover, PC is a register.

Answer to question no 2

There are saddressing schemes present in

And these are memory address,

branch address and jump address. Examely,

X= A[s]

Here A[5] In the memory address of

Photo METOLE Memory address would be (5x4) + base address of

bez 451, 452, L1 this is an

example of branch addressing. If L1

value is 2. Then branch address would

be, PC+4+ (2\*4)

Morcover.

J L2 is an example of

jump instructions. and the jum,

address would be, (PC+4)'u MsB 4

bits con cated with (12 \* 2)

(b)

A- \$50, F- \$59 1- \$51, n- \$52

lw \$t0, 8 (\$50) # A [2]

Lw \$t1, 28 (\$54) # F [7]

su \$t1, \$t1, 2

add \$t1, \$t1, \$50

Lw \$t2, 0 (\$t1) # A [F [7]]

bne 4to, 4t2, Exit

lw \$t1, 12 (\$\delta so) # A[3].

sll \$\delta t2, \delta t1, 3. # 8 A[3]

add \$\delta t2, \delta t2, \delta t1.

SU 4t1, 4t0, 4 # 16 A[2]
add 4t1, 4t1, 4t0
add 4t1, 4t1, 4t0

add \$t1, \$t1 \$t0

add \$t1, \$t1, \$t0. # 20 [A [2]

addi \$t1, \$t1, -100.

Exit:

add \$51, \$zero, \$zero. # i=0

sit 46,451, 452

bez \$to, \$zero, Exil-

sil \$t1, \$51, 2

add \$11, \$11, \$50 # Mem address of A[i]

Lw \$t2, O (At1) # ALi]

su 4t2, \$t2, 2.

add \$t2, \$t2, \$50.

to , 0 (\$12)

lw \$to, 0 (\$t2) # A[A[i]]

All \$12, \$ to, 4

a sll \$t2, \$t0, 4

add \$t2, \$t0, # 17 A [i]

sw \$t2 0 (4t1)

· addi 451, \$51, 1.

J Loop:

Exit.

(e) (n)

branch address = PC+4 + (Constant x 4)

= 49 0000 90 +4+ (600 x4)

= (49 00 1844)

(ii)

Jump address = (PC+4)'s MSB bit concated with.

(Constant x4)

A

.: PC+4's MSB 4 bit = 0100

.: Jump address = 0100 00 0000 0000 0000 1000 0000

= (4000 2000)16


## Ans to question no 3 (a)

Memory operation = 65 Ps.

register 11 = 33 ps.

Combinational logie stage = 52 ps.

An, resister operation takes more time so, clock period for single cycle datapath would be = 65 ps.




lu III - | FD - WB |


Sw.

PHEDHOR

in single cycle datapath time required.




in pipelined stage.



in pipelined stage time required:

bne \$10, 411, 9029

## -0.5



(1) IF TO TO Ment | WB II-PEN-I-WB E-1-0-11-11-11-11-11-11 [-1-01:3H-M-1-2) FIP I M I W

: Clock Cycles - 6.10

: Total time =  $(65 \times 10) 5) + (65 \times 5)$ :  $CPI = \frac{10}{6} =$ 

and code sequence

(11) 月1回1 E M WB] 0 0 0 0 0 回, 且 图 囯 国 M <u>M</u> 0 0 M [r 0 E 图 图 图 图 白国图区

Clock Cycles = 13. 7

: 
$$CPI = \frac{13}{6} = 2.12$$

30)-4