## Assignment 03

Name: Rejwan Shafr

Student ID: 23241108

Section: 09

Course: CSE 340

## Answer to the question no 1.

Given that,

add 20%

addi 20%.

not 0%

bez 25 %

lw 25%

SW 10%.

Among the given instructions only be and sw will be used for data memory.

Therefore, in (25+10): = 35% fraction of all Cycles is the date memory used.

Among the given instructions only addit bez,

lw and sw instructions will use the sign

extender circuit.

:. Therefore, addi + be2 + lw + sw
= 20% + 25% + 25% + 10%
= 80%

:. Therefore, in 80% fraction of all cycles of input of the sign-extender circuit needed.

Answer to the question no 3 MIPS instructions are as follows: Given \$to, 36 (4t1) - instruction (1) \$ t2, 40 (\$t0) \_\_\_\_\_\_ instruction (ii) lw \$ E3, 44 (\$t2) \_\_\_\_ instruction (iii) lω \$t3, \$t2, 2. \_\_\_\_\_ instruction (iv) sll \$to, \$t3, \$t2. \_\_\_\_\_ instruction (V) Sub \$to, \$to, 2. addi \$to, \$t3, 2 SPl

Answer to the question no 3 For the given code sequence datapath using pipeline stages would look like LW 4 to, 36 (441) IFF I ID TEM I WB IF IID FEN MEM MB Lw \$t2, 40 (\$t0) IF ID | Mem | MB ·lw \$t3, 49 (\$t2) IF- ID- - Mem- I WB \$t3, \$t3, 2 112 IF I IM Mem WB sub 4to, 4t3, \$t2. IFH IN Mem - WB addr 4to, sto, 2 IF I ID | WB \$ to, \$t3, 2. 100

LW \$ to, 36 ( \$t1) IF- FID- F- MB

0 0 0 0 IF ID IF M \$t2, 40 (\$t0) EF ID E M N

\$t3, 44 (\$t2)

\$t3, \$t2,2

4to, 4t3, 4t2


addi \$to, \$to, 2

\$to, \$63, 2

IF IF MW

:. Updated Clock Cycle = 19

.. Updated CPI = 19/2 = 2-719



Updated Clock Cycle = 13

... Updated CPI = 
$$\frac{13}{7}$$
 = 1-857

There is no code scheduling possible for the given code sequences. As they are directly dependent on each other. Therefore, we can't do code scheduling here. So, the clock cycle and CPI for this question would be the same an the answer of Question no 4.

:. Up dated Goch cycle = 13.

1. Updated CPI = 13/7 = 1.857