Chapter 3

Arithmetic for Computers

Calculative 2002 # si Chapter ti 2313 # Overflow detect

Calculation bases.

Computers. for Arithmetic NO

Computer integers.

- Operations & Substraction · Addition

This chapter will deal with these things.

- · Multiplication & Divition.
 - · Dealing with Overflow
- Floating Point Real numbers
 - · Representation and operations.

Addition & Substraction:

Addition: Integer

signed number deal state मिथार

AZ chaften 2 ONDAJI

For Asia e tonelle ore cansidering 7+6 6 bit representation of + +ve 7 6 bit representation of the 6 000 000 101 001

> Positive bit 0 2057

negative 2112 bit

5233 number addition on substract orgin 2/217 wrong result onver overflow. 201 positive number add 3036- result positive TONING DANI IN some cases result negative क्रमात भारत : किंदी का क्या प्रशाह करण था खिदात. DENTA Overflow 26 5162,

Similarly, 2 & negative number add vista result negative ronzots 721; but somehow result positive Onzes Overflow.

- . Integer Addition

. ager n bit system fact Integer Substraction. $-2^{(6-1)}$ to $+2^{(n-1)}$ -1

2M2MINTEN BAZIA FATE anithmetic operation AFTER TOTAL TOWN TOWN TO THE DATE OF THE STATE OF TH

Integer Addition.

441 3 tr siger Overflow 200 91691

- · If result out of range.
- e. Adding a positive number and a month.

 Note that if result right is 1

 Something of the sult right is 1

 This (tre) sq 2021 son's (tre) that the result (t) and the same and a month result right of the same and a month result right of the same that the same and a month result right of the same that the same and a month result right of the same and a month right of the same

Adding two negative numbers

Sign

Overflow if result, is O;

Figure on the country of the count

In sont positive number sa 2002 sont negative

300000 calculation binary to solly, Signed binary number

Considering 4 bit architecture

7+6

0 1 1 1

+ 0 1 1 0

O D 1 0 1

Co syntax MSB bit to 1 with 2th positive
number add argin in new number inflict
So, overflow.

Actually result to 01101 onthe our fara
4 bit arch so partial overflow

Considering 4 bit arch so partial overflow

200 bit architecture follow orals out styling 37400

Examples:

Spara example of smis stall 5 bit architecture

consider spale

: range for 5 bit prosigned number:

9777777777777

-2 to $2^{(5-1)} = -16$ to 15.

→ 10 is inside the range.

0 1 0 11 → 11 + 1 1 1 11 → - 1

@@1010

+ updated MSB as 5 bit arch

Ship so first start of soll-

Steps:

- · Then calculation 1963 263,
- etheck para 200 pesult

 out of range for 1275

 range a some then

 check par result

 sion tri organia fela

 or overflow


 or not.

1:

MSB bit at posult righ a so positive when so

Binary to Decimal Conversion 327260 260,

(P-7.0)



:. Overflow

Integer Substraction:

- · 2 tr negative number sa arts substract 276of 20 positive number of and substract ATTA no over flow
- · Integer Substraction of 3 72000 Overflow 200 mes!
 - → Out of range.
 - ⇒ Substracting a positive value from a negative value

0.0

. If result sign is 0 then overflow.

section X

- Substructing a negative value from a positive value.
 - . If the result sign is 1 then overflow.

$$9-8-(+4)=-12$$
 90200 920 905

3- (-15) = 18 [Substracting may number from a pos number) => 18 is out of range; so overflow. hoult was supposed to be possitive; but our result sign in 1; which indicates negative number. So, overflow ■ -8 - (+10) [Substracting a positive number from a 'negative number] ⇒ -18 out of range so overflow. - 8 + (-10) 1 0 1 10 X (0) 1 110 Result sign .

As, perult sign is 0; which was supposed to be I in this case. So, overflow.

Dealing With Overflow

- # C language Overflow handle 2000 MTG 1

 C 2130 300 Tor MIPs 2 "addu, addui, subu" instruction
 use 2000.
- # Overflow deal . so 313, 313.

 exception rause states 22/,

 C. As 19131 add, addi, sub instruction use 1563.
- So, how to deal or Overcome Overflow?
- > Follow the 4 steps stated below:
 - (1) If the current instruction have overflow then PC holds the address of that instruction.
- (i) Then PC stores the address of that instruction in the Exception Program Counter (EPC) register.
- (ii) Then the PC jumps to the function which handles overflow. This function contains the set of overflow.

 Instructions to overcome overflow.
- (iv) Lasty, Pe retrives EPC address using infco

 (move from coprocession rea) instruction and

 resume instruction

metruction 3 overflow 2012 PC 3222 instruction as address hold state then EPC pessiter of form pc 622 instruction as address start areas. Then the the function of function of jump 2000 pc of function of pc of the pc of

EPC 60 Dro instruction so address offer correlion occur 201/2671.

Coprocessor 62100 Parts Tas 1817) mfco we "

24

Multi Plication:

2 3 approach.

- · Long Multiplication Approach
- · Fasi Multiplication Approach

Long Multiplication Approach:

- · Length of product is the sum of operand lengths
- · 32 bit Arch 50 353)
 - Multiplicand and Result so 377) 64 bit
 - Multiplier 32 bit 37 377


19 An, 64 bit stanish 3111 21 The register of


so zir register alman sam register of the

MSB BILLEY; ONTERDITA LSB BILLEY.

Multiplicand 49 size 200 arch so size so double

Example. [Considering 4 bit arch.]





Example: [4 bit arch.]

8 × 9

Multiplicand = 8 = .0000 1000,

C. an a bit arch. follow orath.

So, multiplicand length in the dauble of arch. bit.

Multiplier = 9 = 1001.

Iteration	Multiplicand	Multiplier 1	froduct 00000000
1	0000 1000	1001	0000 1000
2	00 10 0000	0 1 0 0	0000 1000
3	0 1 00 0000	0010	0000 1000
4	1000 0000	000 1	0100 1000

: (0100 1000) = (72) = (8) *9


140 2/1 8 + (-9) = -72 - orig That of the solar of the possitive value facts of the original result of the original complement original simple.

Optimized Multiplier

- -> Perform, Steps in parallel: add . / shift.
- ⇒ One Cycle per partial -product addition
 - That's ok if frequency of multiplication in low.
- => Just product 64 bit.
- → Product 29' 64 bit Existor Fre35, 32611 326
 - LSB 32 is used for multiplier
 - MSB 32 bit is the Multipli cand are

 ALU IR BAR BAR TO THE TOTAL TOTAL

 STATE



Example: [4 bit arch]

the optimized multiplication approach?

=>

Iteration	Multiplicand 1000	Product 2001
1	1000	95000.00
2	1000	The state of the s
3	1000.	0001 0001
9	1000	1001 0001
1		0100 1000

Throughout the iteration multiplicand 1 301721change 250 21.

efficient correst way use speces some

32 bit arch 17 370 product so rize 69

In this

1

Ideraha	Multiplicand	(0110)	Product (0000 0110)
1	0110	•	0000 0011
2	011 0		0110 0011
	and the		0011 000111 -
3	0110	1 .	0100 1000
4	0 110 .	. 15 12 2	0010 0100
ļ			1 1 NI 2 1 1 2 1 2 1 1 1 2 1 1 1 1 1 1 1 1 1

Faster Multiplication approach parallely hardle - 7,910 mis,

the state of the s

the same and long that the second

the contract that are the pro-

And the second s

HI -> High Register -> MSB 32 bit hold 4063,

LO -> Low Register -> LSB 32 bit hold 4063,

Instruction:

- mult ps, pt or multurs, pt

 64 bit product in HIILO

 ztr 32 bit reg multiply \$73/2.

 mult → multiplication signed.

 multur → multiplication unsigned.
 - mfhi rd

 mfhi = move from high register.

 The product 50 MSB 32 bit tr rd to store.
- . mflo rd. G move frow low register = mflo G product so LSB 32 bit rd so stone \$7321.

Uti exist mag 21mul rd, rs, pt 7 15B 32 bit pd 7= Floating Point Representation · Normalized form - Conversion from decimal to floating point and Vice - verson. - Floating point arithmetic operation. Floating Point · _ 2.34 ×10- 86 → Floating Point in Normalized form · +0.002 ×10-4 { Floating point but not normalized # Normalized form o decimal · +987.02 ×109) point as som son In binary 1. XXXXXX X Zyy non zero element 213500 260 organ 3272 number represen · Numbers with only one non-zero number beto.

decimal point

→ 5-64 × 10 33 __ Normalize

-> 109.64 × 1033 - Not normalizen

form

decimal point & Z bit left shift of

1.0964 x 1033+2 = 1.0969x1035

20 bit left shift soft base I? power or

Transforming to Normalized

decimal point of 3 bit pight while

DU, 5.78 × 100

power cares 35 minus.

right ourse left a roma left shift. left own right a on a right shift. Single precision -> 32 bit; double precision -> 69 bit Decimal to Floating Point Representation. sequentially follow sosco 200, · Convert Decimal to Binary · Convert Binary to Normalized Binary . Find out biased exponent. · Find out righ bit and fraction nette stand IEEE Floating Point Representation: I EEE floating "point silve france testers number floating point a representation more miss, 2 Lara floating point representation origin - 32 bit (3 3 3 3) 6 For Representation Single Arecuion 64 bit 57 3735 G BE Representation Double precision

64 bit a margi rapid runge 32 number represent

arro mar.

(a conserve and an ourse as number 64 bit

a represent arro mar. or 2473) 32

bit 2791 possible 2700 27.

(bit length 210 valor as raise of number cover arrow of market.

S Exponent Fraction

(S 27-21 Sign bit

- O for possitive simumber

- (-1) for negative number

Exponent:

Single Precision

Single Precision

Single Precision

A bit Cexponent)

A 11 bit (enponent)

Source

1 23 bits (Fraction)

S 22 bits (Fraction)

Williams Albert Signal Diames

Floating point to exponent to response biasen

bloosed exponent unsigned

(exponent - Bins) X = (-1) x (1+ Fraction) x 2 raco nent: G actual exponent + Bias. Single Precision Bian = 127 - Double precizion Bias = 1023 Single Precision (32 bit) · Biosed exponent Sign bit Exponent Fraction / Mantise. 1 60-23 bits Sign bit O ITA positive number; 1 272 negative number. Exponent · Base so we power out exponent 1-11/01/235 · at exponent trom Unsigned binary 1-11101 (26) number France 8 bit 31200. binary range = 0 to 28-1 = 0 to 255 8 bit unsigned Forst Overno exponent to 000000000 and IIII IIII in reserved ... Range for biased exponent = 1 to 254 Exponent a 11 - pier 254 mes as 3 bit bin representation 12 exponent 37 8 his 52 range.

if biased exponent = n bits then. bias = 2 (n-1) -1 · Bias = 2 :. For 8 bit blusted exponent = 2 -1 = 127 biored exponent = actual exponent + bios. 7297 - 10 913 member 2 1 to 259 Panye जर । व्यक्त काम - जाराज मिर representation -pgo, the terminal and the # 1/4 bian se value 1 62000 7272 00 259 - Junear . 23 24 3121- OI single precision Mas ale and salar pittengh CARLO OF STREET · word, 5 so lower + power -126 an - 126 +127 = 1 12: highest power - 127 275 10362.

1

ar -127 +127 = 254

2

: . range for exponent: 2-126 to 2127. biased exp 50 range 200 200 1 to 259 Convert 50. 6249 to 32 bits JEEE - 754 Floating. " . · part on mor Point Representation part minimum 10 se worther size 50. 6749 Binary of 50 = 110010 Binary of Binary of 0-6749 = 1010 110011 · 6749 12 = 1.3498 -3498 ×2 = 0-6994 0 : 6996 XZ = 1.3992 1, \ (10 m)3 . Binary of 50-6249 = 110010 . 1010 11 00 11 · Normalized Binary value = 1-10010 1010 1100 11 x 25 fraction /mantes. Here, actual estponent = 5. .: Bias = 2(8-1) -1 : exponent bias = 5+127 = 132 = 10000/60 . An positive number so sign bit so. property of the second of the second 1000 0100 0000 0000 10010 (010 1100 11 I ELE-754 Floating Point Kep of 50.6749 = 0 1000 0100 0000 0000 1000 1010 1000 17 = OX 421AB 300

Double Precision (64 bit)

Biared -Exponent | Fraction | Manns all bit 1 bit. 52 bit As, fraction - one exponent of sen or refer til Total cites of number total 21/80, as fraction 52 bit of so one will number represent -0415 mg/2 * Exponens 11 bit 200 Tolland represent नावार राहत Sign bit 0 277 positive 1 277 negative Exponent * 11 bit unsigned binary range = 0 to 2"-1 = 2047 E, exponents -0000 0000 000 -100 1111 111 111 11 10001 reserved. arget A Adversar : punge for biased exponent is = 1 to 2046 Bian = 2 (11-17)

For double precision. - Biased exponent = Actual exponent + Bias (1023) :. actual exponent or minimum value -10242 cras maximum Value 1023. Convert - 0.232 to 12 bit IEEE -754 bit Floating Point Regresentation, where biased exponent is 4 bits 5030 0100 sign bit exevnent Fraction Binary of 0.232 = 0.00[1] 0 11 Normalized binary of 0.232 = 1.11.011 x 2 exponent: actual exponent = -3 -: Blus for 4 bib = 2(4-1) \therefore Blaned exponent = -3 + 7 = 4 517n bit = -1 Fraction = 1101100

= 0 × A6e.

Floating Point (Single Point) to Decimul Convension

Dx F24 00 120

+ Hex to Binary .

1111 0010 0,100 0000 0000 0001 0010 0000 Binary according to Roman.

1 1110010 0 100 0000 0000 0001 0010 0000

Find out exponent and fraction

Biased exponent = 111 00 100

Biased exponent in Decimal = 228

: Acrual exponent = 228 -127

= 101

Fraction = 0-100 0000 0000 0001 0010 0000

= 2-1+ 2-15 + 2-18 + 1

= 0-5000343323

Decimal value = (-1) \times (1 + Fraction) \times 2

= (-1) \times (1 + 0.5000 343323) \times 2

= 3. 8030 388 43 \times 1030

: Upto 5 decimal point with rounding

= 3.80304 ×1030

35-23 1 12 + 0.000 53

X = 35.23142

Y = 0-000 53

X bin = 1000 11. 00 1110 1111

Pbin = 0.00000000010001011

X (Binary Normalized)

Y (Binary Normalized)

1. 000 || 00 || 0 111 × 25

= 1.000 1011 x 2 -"

2000 5 514 lell shill -0000

कर्ड भारित

.. Now updated y in binary normalized

= 0.0000000000000000000000 10 11 x 25

सामन असी स्थाप करती -प्राप्त असी साठ power अवस्थात स्वित साकरण काव अभा अभावकार ,

Bule: Match the lower exponent with higher exponent

= 1.000 1100 1110 1111 000 1011 x25

= 100011. 00 111 0 111 11 000 1011

36-23 9 222 9121 (perimal)

```
Floating foint Multiplication
                                                                                                               · - (312) (5-3) ! - 1582
                             5.239 x (-0.003)
                                                                                                                              11 just last or
                                                                                                                                 remell a man free fre
              x = 5.234
                                                                                                              Y = 0.003
           X in Binary = 101.0011101111; Y in Binary
                                                                                                                                     £ = 0.00000000 11000 100
                                                                                                                                      = 1.1000 .100101 x2-9.
                                                                                                                                                                         (no-mallzen
           L (Binary normalized)
          = 1.01 00 111 0 1111 / 22
         Multiplication so 227 base so power same 371-
              अध्यक्ष ना
                                                               · as sory a and pegatire - colore 312
X + Y = - (1.0100 iii 0 1111 (22) x (1.1000 1 00 101 x 2-3)
                  = - (1.0100 111 0 1111 x 1.1000 100 101) x 2
                    and a second consequence of the second secon
                 =- (1. 0100 111 0 1111 x 1. 1000 100 101) x2-7
                   = - 10.000000 101 ×2-7
                   = - 0.00000 10 000000 10/ x2°
                                                        mer access the contract of the
                                                      0. 01570 12939
                                                                                                                                         (Decimal)
                                                                Lemman (Sign State Process)
```

Floating Point Arithmetic

B 51 500000 - BA 10 A 000

→ X = 515 00000

× (Binary)

Sign bit exponent

. 2 [12 .

Find out fraction and exponents

Biased exponent = 101 00010 = (162) 10

For exponent = 127 162 162 -127 = 3.5

. Fraction or Mantissa = 0.101 0000 0000 0000 0000 0000

.: x in Binary Normalized = 1. Fraction x2

* × in Binary Normalized = 1-101 0000 0000 0000 0000 Similarly,

Y = BA10 A 000

:. Blased exponent = 011 10100 = 116

: exponent = 116 -127 = -11

.: Fraction = 0.001 0000 1010 0000 0000 0000

Y in Binary normalized

= -1.001 0000 1010 0000 0000 0000 x2-11

[An right = -1]

```
Again,
```

x (Binary Normalized)

= 1-101 0000 0000, 0000 ... 0000 0000 x235

Y (Binary Normalized)

= - 1.001 0000 1010 0000 0000 x 2 11)

=-0. [45 0s] 1001 0000 1010 0000 0000 0000 x 235

X - (-Y) = X + Y

= (1.101 0000 0000 0000 0000 0000 +

0. [45 0i...] 1001 0000 1010 0000 0000 0000) x235

TO NOT TO DESIGN

= 1-101 [42 0's] 1001 0000 1010 0000 0000 x 235

X = 7AC D 0000

X (Binary)

= 0111 1010 1100 1101 0000 0000 0000

:. Blosed exponent = 1/1 10 101 = 245.

:. Exponent = 245-127 = 118. For exponent being 8 bit,

Bias = $2^{(8-1)}-1 = 127$

:. Fraction / Martissa = 0.1001101 0000 0000 0000 0000

. x (Binary normalized)

= 1 - 160 1101 0000 0000 0000 0000 A 2 118

Y = 5BCA 0000

Y (Binary) = 0101 1011 1100 1010 0000 0000 0000

.. Blused exponent = 10 | 10 | 1 | ~ 183.

: expunent = 183-127 = 56

- Fraction or Mantessa = 100 1010 6000, 0000, 0000 0000

Y (Binary Normalized)

= 1.100 1010 0000 0000 0000 0000 x 2 56

Yin Binary normalized = 0. [61 05] 100 1010 0000 0000 X2"1

: x+r

= (1. 700 |101 0000 0000 0000 0000 + 10- [61 05] 100 1010 0000 0000

= 1.1001101 [\$4 0%] 100 1010 0000 0000 0000 X2"

Wing IEEL Floating-point representation.

X = 19 - 45 4

x (Binary) = 10011.01110100

× (Normalized) = 1.00 11 0 111 0 100 x 27.

Y= 3.0124

Y (Bin) = 11. 000 000 1100

Y (Binary Normalized) = 1. 1000000 1100 x2'

200 N N 1200 N 201 0

** = (1.001101110100 x 1.1000000 1100) x 25

= 1-1101 0100 1011 0010 111 0000 × 25

= 111 010.001011 0010111 0000

= 58 - 58734

× 1-1000 0000 000

1001101100××

1.11010100101100101110000

(P. T. 0)

3 4.0

· Use HI/LU register for result.

- HI: - 32 bit remainder (3)

- Lo: - 32 bit quotient (response)

· Instructions.

- div rs, rt / divu, rs, rt.

- No overflow on divide by o checking.
- Software must perform check if required

- Use mfhi, mflo to access result.

div Ps, pt 2017=, Ps. register To valle divided

div \$to, \$t1

Travo mai

register a faco 24 onze o percuinden so example [mfhi \$to] value 4to 60 Faco

-013) 21 N odd

Register 2. EN data DIXIO MG OF NOTATION IN ZZI,

Floating Point ONEN Register a DIXIO MG ZI

Floating Point To SIN DOMINI TOD MG ZI


Floating Point To SIN DOMINI TOD MG ZI

Floating Point Register ATT

\$ 460, 491, ..., Jaion.

Named Co-processor 1.

Named Co-processor 1.



Coprocessor 1 33 32 by register 2000 In.

Coprocessor 1 so register Ale 26-11:

\$ fo war \$ f31.

A [3] = (flaat) x

Where x is in \$fo and base address of A in in \$51.

⇒ swc1 \$ fo, 12 (\$51)

Float (a) = 8[2]:.

Where a is in \$60 and base address of
B in 451.

=> lwc1 \$ fo, 8 (\$31)

Co-processor & register overwrite Agia option All

Commenter to

100

Section 18 and 1

MIPS Instruction For Single Precision. ⇒ Single Precesion 32 bit \$ fo = \$ f1 - \$f2 \$ fo= \$f1 + \$f2 add.s \$f0, \$f1, \$f2 subis \$f0, \$f1, \$f2 "add-s one sub-s indicate prote single Precision यह जागाः ce 1 MIPS Instruction For Double Precision: Double Precision 64 bit. \$ fo = \$ f1 + \$ f2 Es added Valid at, as Cognocessors BY 32 bit register ONTE JOL-101. 32 pir hold solis MES.) but double precision arms on bit, 22013: "32' example 2 \$ fo, 4 fl , \$ f2 : 32 bit hold spin but Mamor aimer 69 bit. So, Source & Destination lo-processon 2 64 bij. र्योप इ कि 70 वाधि अव ६४ वा वाधव . 50 zer slot aprio, so, to ton store Euly wage area to sor fli So, to and 72 combination

- water 64 bit mile.

50, Valid example, \$ fo = \$ f2 - 9 fq \$ fo = \$ f2 + \$f4 sub. s \$ fo, 4 /2, \$ f4 add of \$ fo, \$ f2. \$ fq "add d on sub.d indicate organ double precision . 4 Moving Values from pegistern:

22 Co processor 217222 right hand side a mfc1 \$ 51 19 1 46 1/ 200000, Convert a Resister Value from float to int [Single Precision] the party of the Coprocessor R' 対なりた cvt. w.s. \$ fo, \$f1 float value it p.h.s. s. Su, n. h.s. caren convent 2004. this a design. int to floan from a regester's value [Single | precision] Left a convented value ext.s.w \$fo,

Double Precision to Single Precision

cvt . s.d. \$ fo. 4 fr.

Single Precision to Double Precisions

cvt . d.s. \$ fo, \$ f1.

Float (x) = (int) + float (2)int (y) = (float) x - (float) ZSuppose x, y, z are in ff_1 , f_2 :

correspondingly.

MIPS Code:

mtcl \$51, \$fo # reg exter mem s (int) g της convents

cvt. s.ω. \$fo, \$fo # int g τατη float (y), s convents

add.s\$ f1, \$fo, \$f2 # float(x) = float (y) + float(2)

sub.s \$f3, \$f1, \$f2 # float (y) = float (x) - float (2)

cvt. ω.s \$f3, \$f3 # float (y) απο int (y) s convent

cvt. ω.s \$f3, \$f3 # float (y) απο int (y) s convent

mfcl \$\$s1, \$f3 # int (y) = float (x) - float(2)

and int (y) is value in

again pushed in

the saved register

(resister file,

Chapter - 3 Formula and Procedure.

- · n bit system's unsigned number runge
- n bit systems signed number range 0 to 2"-1
- · Overflow: [FOU bit arch. follow sight garatin sixted 260] Int Substraction Inti Addition
- · Overflow if out of range.
- · If sign bit is 1 while adding two positive number.
- · If sign bit is a while ... If result sign is 1 while adding two negative number
- No overflow while " I ! adding a positive . No overflow while substruction number and a negative It ing two positive numbers number.

- · Overflow if out of range.
- . If sion bit is o while substracting the number from - he frumber
- substracting a -ve number from a
- · No overflow while substruct it of or white pubstracting two negative number.

Sign bir =0 anta positive Sign bit = 1 avrea negative.

- · Long Multiplication
 - 20 n bit arch. 24 then, with
 - · multiplier ne bil
 - · multiplicand -ong product 2n bit.
 - Flow chart for procedure. *
- Ophmized Mulhplication
 - 2014 n bit arch 27 01272;
 - n bit-· multiplier and multiplicand
 - · producta 2n bit.
 - But there's a catch, for example in 32bit arch; optimized. multiplication 3.
 - · multiplier 32 bit, multiplicand 32 bib
 - · Product 64 bit 6 product 20 64 bit 20101 Fors. denotes:

WHI - MSB 32 BIT -- LSB 32 BIt - Multiplier

MSB 32 bit 3 multiplicand

. 33 MIN ALV DE PORTE कारा यम जार जान

MIPS Multiplication Instruction ; multu ps, pt. mult rs, pt mfhi rd: Co Product 29 MSB 32 bit 480 nd 60 store 2000. => mflo pd; Co Product 20 LSB 32 bit star pd 70 store 2000. · Decimal Point - left shift signa power onty-- right shift in "" " Town. Conversion From Decimal to Floating Point 1 Convert Decimal to Binary 2 Convent Binary to Normalized Binary. > Normalized form: 1. XXXXXX X 2 33 3 Find ow the Biased exponent. fraction. Find out sign bit and (Biosed exponent - Bios) sign bit X= (-1) x (1 + Fraction) x 2

Floating Point Format.

- · Single Point Precision
 - sign bit = 1 bit
 - => exponent = 8 bit (biased)
 - > Fraction / Mantissa = 23 bit
- .. Total 32 bits
 - =) Bias = 127

Sign bit exponent

- . Double precision
- Sign bit = 1 bit
 - => exponent = 11 bil (biased)
 - => Fraction / Mantssa = 52 bit
 - : Total 64 bits
 - = Bion = 1023

Fraction

Formula:

. If exponent field length = and n bit, then,

- · Biased exponent = Actual exponent + Bias
- # Single Precision. exponent Range: -127 to 127.
- # Double Precision exponent Range = -1022 to 1023

Film F. onmits

Mes