

Chapter - 2

Instructions: Language of the Computers

• MIPS Architecture 32 bits

• data is bit length 32 bit

- Computer is main memory to store data.
Main memory is 32 bit data store.
Main memory, 32 bit data main memory to store data.

32 bit data are called word.

• Memory Unit is.


- Main Memory also generally known as memory.
- register file.

32 registers are in memory.
each register 32 bit hold data.

main memory. to store memory slot. so, data memory is divided into register file.
A limited data is stored in reg. file.
data is stored in 32 bit slot.

CPU register file. use register file.
data is frequently use register file.

Arithmetic operation is,



for example $3 + 5$ કરતે.

memory 6200 3 અને 5 reg file 3 નિચે આવે,


then 3200 6200 એ data ALU 3 થાય; 2400

રિઝિટ arithmetic logical operation થાય, then

ALU calculated, result તે આવે reg file

એ return કરે ફર, then reg file 2400 result

memory 2400 store કરે,



5 → 00000101 (memory to)
32 bit

(reg file 32 bit 3 convert 25)

ପ୍ରତ୍ୟେକ memory slot ଏକ address ଡବ୍ଲ କରୁଛି
represent କରୁଛି 32 bit ସମୀକରଣ, କାରଣ $2^5 = 32$

Memory ଏକ data load କରି ଏବଂ store କରି,

Load = retrieve କର, memory ଏକାକୀ ମିଳିଛି.

↳ read operation

Store = write operation

ALU (Arithmetic Logic Unit), register ଏକ data access

କରୁଛି.



memory address ଏକ

ସୂଚକ ଏକ,


32 32 combination

0	0	0	0	0
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	0	1	1
.
1	1	1	1	0
1	1	1	1	1

Memory Operands:

- 2nd data main memory to 1st then 3rd 6th register file 3 address 2nd. Then reg file 6th data ALU 1st Arithmetic operation 2nd.
- reg. file 1st medium 2nd frequently 6th data use 2nd 6th main memory 6th reg. file 3 address. Then 3rd 6th Instruction 1st 3rd 6th Arithmetic operation 2nd 6th perform 2nd.
- Main memory is used for composite data (Array, Structures, Dynamic data, stack)
- Memory is byte address *
⇒ each address identifies an 8 bits
- Words are aligned in memory. *
⇒ Address must be a multiple of 4. ✓

8 bit = 1 byte.




• MIPS is Big Endian.

⇒ MSB ~~at~~ byte at least address of a word.

⇒ Little Endian: LSB at least address

LSB higher address
→ slope.



8 bit of data = 1 byte data

1 slot = 8 bit data

4 Slot = $(4 \times 8) = 32$ bit data

8 bit = 1 byte
32 bit = 4 byte
= 1 word.

* as mips architecture 32 bits follow કરવું, મૂલ્ય 32 bit જે દરેક memory slot માટે data represent કરતો 4 બે સ્લોટ

* તો initial PC (Program counter) 0 થી 32 bit point કરવું, એ 4 બે સ્લોટ દ્વારા 32 bit data represent થઈ તો PC 4 કરતા Increment થઈ જાય.

1st data occupy કરશે memory જે (0-3)

2nd data occupy કરશે memory જે (4-7)

Memory এর প্রতিটি slot এর address n bit দিয়ে represent করা হয় 2^n সংখ্যক address combination পাওয়া যায়।

- Memory এর প্রতিটি slot এর address 7 bit দিয়ে represent করা হয় 2^7 সংখ্যক address combination, যেখানে location 0 থেকে location 127 পর্যন্ত।
Still 8 bit data hold করে।

32 bit arch পে 4 করে increment করে।

64 bit arch পে 8 করে increment করে।

■ If you address a memory slot by using 7 bits. Determine the size of the memory?

⇒ memory locations = 2^7

∴ size = $(2^7 \times 8)$ bits

∴ MIPS architecture follow করে; so, 2^{32} টি

address combination এর location পাওয়া

যায়।

if


Memory address हर रखा:

$$g += h + A[3]$$

Given that,

initial address = 4

Find the address of A[3].



0	
4	A[0]
8	A[1]
12	A[2]
16	A[3]

क्योंकि ~~address~~ level cross करते हैं 268,
 $= (3 \times 4) = 12$

$\therefore A[3]$ का address = initial address + 12
 $= 4 + 12$
 $= 16$

$A[12] = h + A[8];$

base address of A is \$S3

Equal to left side array location है।
 result को main memory में लिखेंगे,
 main memory में A[12] को लिखेंगे,

Lw $\$t_0, 32(\$S3)$

add $\$t_1, \$S_2, \$t_0$

sw ~~48~~ $\$t_1, 48(\$S_3)$

main mem
 को जगह location
 का address बताएँ
 destination लिखें
 लिखेंगे main mem

Register vs Memory

- Registers are faster than memory.

- Operating on memory data requires load and store.

→ More instructions to be executed

- Compiler uses registers for variable as much as possible.

→ Only spill to memory for less frequently used variables.

→ Register optimization is important.

MIPS Arch can support up to 32 address line

0x AB C0 E 1 2 3 in

32 hex digit;

1 hex = 4 bit


∴ 8 hex digit = 32 bits

- send memory to send location to address for 32 bit

store ~~represent~~ $\rightarrow 2^1$

• register file \rightarrow 32 નો register slot હોય, એવું જણાયું
slot \rightarrow 1 word = 32 bit = 4 byte data સારું.

• memory નો જાણીતો slot \rightarrow 8 bit સારું, તેથી MIPS
Architecture follow કરે, એટલે 32 bit. \therefore જાણીતો જાણીતો
data 32 bit નો memory એ જાણીતો slot 8 bit
Therefore, જાણીતો data એ જાણીતો memory એ 4 નો



We have to retrieve the data of
A[3]. To do that at first
we need to find the
~~destination~~ address of A[3].

\Rightarrow From the figure

base address of the array = 8 નો slot.

A[0] એ address એટલે 3 નો data skip કરવો
શક્ય, એવું જાણીતો data એ જાણીતો 4 slot

જાણીતો,

\therefore Number of slot to be skipped = (3×4)
= 12 slot.

of A[3]

$$\therefore \text{Destination address} = \text{Base Address} + \text{number of slots to be skipped}$$

$$= 8 + 12$$

$$= 20$$

Formulas

Mips or 32 bit or 32)

$$\text{address} = (4 \times \text{index number}) + \text{base address}$$

64 bit architecture or 32)

$$\text{address} = (8 \times \text{index number}) + \text{base address}$$

Arithmetic and logical operation takes place in ALU:

memory \rightarrow register (Load Operation)
 register \rightarrow memory (Store Operation)

"addi" or immediate operand or addi

or register or register

or integer value or

Register Operands

Immediate Operation:

$$f = \$S3 + 4$$

↳ addi \$S3, \$S3, 4.

જાણે register જો મૂલ્ય મૂલ્ય હોય integer હોય તો
 ઓછા addi operation મળે,

$$f = \$S3 - 4$$

↳ addi \$S3, \$S3, -4

dependency મળતા register overwrite
 નહીં મળે તો,

(ii)

જો મૂલ્ય example 2
 હોયતો dependency
 મિટાવી તો ઓછા
 register overwrite
 મળેતો બચાવે,

$$\left. \begin{array}{l} f = g + h \\ a = b + g \end{array} \right\}$$

f → \$S2
 g → \$S2
 h → \$S3
 b → \$S4
 a → \$S5

હવે MIPS Code

add \$t0, \$S2, \$S3;
 add \$t1, \$S4, \$S2;

$$f = \$S3 + 4$$

↳ addi \$S3, \$S3, 4

$$f = \$S3 - 4$$

↳ addi \$S3, \$S3, -4

Register Operands

Register file is total 32 registers.

$\$t0, \$t1, \dots, \$t9 \rightarrow$ Temporary register \Rightarrow 8 registers
register ($\$t0 - \$t7$)

and 24 registers
register for $\$t8$ and
 $\$t9$

$\$s0, \$s1, \$s2, \dots, \$s7 \rightarrow$ Saved registers \Rightarrow 16 registers
registers.

Temporary register:

is used for storing temporary values or variables
in future. It is not saved, just for use.
It is not saved.

Saved register:

is used for storing variables or values
in the register. It is saved.
It is saved.
Saved register is a value
that is not overwritten.

$\boxed{\$t0 = \$8} \Rightarrow$ register file is 8 registers.

$\boxed{\$t = \$9} \Rightarrow$ register n n 9 n n

and 8, 9 registers binary to
convert register.

Memory Operand [Example 1]: (Slide - 19):

C-code:

$g = h + A[8]$ → memory file 3 address, so extra address extra data file, fetch करके निम्न उत्तर।

g in $\$S1$; h in $\$S2$; base address of A in $\$S3$.

Now write the MIPS code for the given c-code,

$$\Rightarrow A[8] \text{ memory address} = (8 \times 4) + \$S3$$

$$= 32 + \$S3$$

↙ offset ↘ base address

∴ MIPS Code:

$(lw \$t0, 32(\$S3))$ [$\$t0$ register 3 memory address extra data file fetch करके निम्न उत्तर।]

↙ load operator

$add \$S1, \$S2, \$t0$

load or store operator → parameter 2, first parameter → register. 2nd parameter → memory address.

first parameter → register. 2nd parameter → memory address.

→ memory address

load operator → lw
store " → sw

represented as

load a memory over register a then store
register over memory to 20 .

□ C-code:

$A[12] = h + A[5]$

→ extra data store 20 .

also data read memory over
read 20 from 20 .

h in $\$S2$; base address of A in $\$S3$.

⇒ MIPS / Code:

$$\begin{aligned}\text{address of } A[5] &= (5 \times 4) + \$S3 \\ &= 20 + \$S3.\end{aligned}$$

$$\begin{aligned}\text{address of } A[12] &= (12 \times 4) + \$S3 \\ &= 48 + \$S3.\end{aligned}$$

∴ MIPS code:

lw $\$t0$, $20(\$S3)$

add $\$t0$, $\$t0$, $\$S2$

sw $\$t0$, $48(\$S3)$.

Memory એ પ્રાથમિક slot એ 8 bit data ડાયરેક્ટ,

એ. હવે, mips architecture use કરતો વિશેષ memory

એ પ્રાથમિક slot એ address 32 bit, એ,

અમુક, memory એ size શો શરૂ. નક્કર?

⇒ memory size, = 2^{32} × 8
location address combination
પ્રાથમિક slot એ 8 bit data
કરે.

$$= 34359738368 \text{ bit}$$

$$= 4294967296 \text{ byte.}$$

$$= 4.29496 \text{ Gb}$$

\$ Zero Register

⇒ \$ Zero register એક unique register

⇒ \$ Zero એ value સમાર constant 0.

⇒ Can't be overwritten.

⇒ register file એ first register છે

\$ Zero register.

⇒ Used for more operation. example

Example

\$s1 = 7

\$t2 = \$s1

gives mips code

add \$t2, \$s1, \$zero

MIPS Register File

- MIPS register file contains

32 bits registers
= 2^5

⇒ thirty two 32-bits registers


⇒ Two read ports

data read ports info

62/21 62/21 register data

collect ports

⇒ One write port



add (\$s1) \$t0, \$t2

destination register
dst address from destination info, then
data write

Unsigned binary Integer:

⇒ unsigned positive binary integer same hai,

⇒ n-bit system ka n bit number store karke hai,

$$\text{range: } [0 \text{ to } +2^n - 1]$$

8 bit ka system hai 8 bit register
3 ka value store
karke hai

अगर $n=8$ है तो range 0 to $2^8 - 1$ है (0 to 255)

यह 0 to 255 represent करेगा 8 bit system.

Similarly, अगर $n=32$ bit है तो range 0 to 4294.967.295

2's complement Signed Integer:

⇒ n-bit system ka number store karke hai, 2's

complement signed integer, is range:

$$\text{range: } -2^{n-1} \text{ to } 2^{n-1} - 1$$

⇒ $n=32$ bit है तो range:

$$-2,147,483,648 \text{ to } +2,147,483,647$$

⇒ "Signed" binary में first bit को MSB कहेंगे 1

यह negative number indicate करेगा

MSB 0 है तो positive number indicate करेगा,

⇒ Most negative number: 10000000000000000000

Most positive number: 01111111111111111111

Sign Extension

⇒ representing a number using more bits.

⇒ example: (8 bit extended to 16 bit)

• +2: 0000 0010 (8 bit) → 0000 0000 0000 0010

• -2: 1111 1110 (8 bit) → 1111 1111 1111 1110

★ MIPS instructions (32 bits) can be divided into three classes,

⇒ R type


- add, sub, and, or, (sll), (srl), slt, sltu
- [Arithmetic operation]

⇒ I type:

- lw, sw, addi, (beq), (bne), branch not equal
- (slti), sltui, branch equal
- Set less than i

⇒ J type:

- j (Jump), jal



R type ના તમામ Opcode તમામ "000 000" રહે.


તમામ તમામ shifting રહે તો તમામ shamt 0 રહે
(શરૂ bit તરફ)

તમામ તમામ bit shifting રહે તો તમામ corresponding
binary (શરૂ bit તરફ).



function ના તમામ corresponding value તમામ તમામ function ના
તમામ corresponding binary તમામ તમામ 6 bit
don't care. (XXXXXX)

R type ના તમામ register
તમામ register ના
operation રહે.


add \$s0, \$t0, \$t1.



તમામ register ના corresponding index.





I-Type format



⇒ यदि Opcode ठीक साइज का है तो निम्न अंशों में
 "XXXXXX" लिखें.

⇒ base address सफाई rs का निम्न, offset part तक
 constant / address part का निम्न.
 # constant का range
 -2^{15} to $+2^{15}-1$



addf \$s0, \$s1, 2




add \$t1, \$s1, 20 (\$s3)

→ यह I-type format है.


• lw \$t0, 12 (\$s0)



Conditional Operations and Branch Address.



$\therefore \text{Memory size} = 2^{32} \times 8$



instruction \rightarrow sequentially execute \rightarrow

PC \rightarrow programme counter, PC indicate currently \rightarrow instruction execute \rightarrow

instruction fetch \Rightarrow Decode \Rightarrow execute.

MIPS.

- (i) add
- (ii) lw
- (iii) sw

Program Counter (PC) first \rightarrow add
instruction point \rightarrow
holds the address of the current instruction that is being executed

Until and unless \rightarrow condition

\rightarrow

PC + 4 કરે increase થાય; as memory માં 4 બે સ્લો.

જિતે 32 bit થાય.

PC (Program Counter) એક register.

PC ફોલો ડા initial instruction એ address point કરે,
એક જગ્યાએ next instruction એ point કરે ત્યારે PC એ

current value ALU એ ધારે. Then અગત્ય PC એ

current value એ 2024 4 add કરે next

instruction એ address point કરે.

I-format:

beq \$a, \$b, L1.

↳ \$a તરફ \$b એ value equal જો,
check કરે, equal થાય L1 function
એ jump કરે.

bne \$8, \$9, L2

↳ \$8 તરફ \$9 એ value નથી equal ની-
થાય તો L2 function એ jump
કરે.

Calculator is not giving 2's complement and
~~not~~ giving 1's complement.

$$+2 \Rightarrow \overbrace{0000\ 0010}^{8\text{ bit}} ;$$

$$1's\text{ complement of } (-2) \Rightarrow 1111\ 1101$$

$$2's\text{ complement of } (-2) \Rightarrow 1111\ 1110$$

$$\therefore -2 \Rightarrow \underbrace{1111\ 1110}_{8\text{ bit representation}}$$

+2 (8 bit extended to 16 bit)

$$\hookrightarrow 0000\ 0000\ 0000\ 0010$$

-2 (8 bit extended to 16 bit)

$$\hookrightarrow 1111\ 1111\ 1111$$

$$1110$$

addi \$s0, \$t1, (-4) → do 2's complement first, and then use sign extension to get the 16 bit representation of "-4"

এব: $2^2 - 4$ এর 16 bit-
representation ৮ I type format
এর constant or address
field এ রাখা হবে,

branch instruction

→ Conditional branch

• যখন কোনো condition এর উপর base
করা Jump করা কোনো location এ যাবে,

→ Unconditional branch

• যখন কোনো condition ছাড়াই ; (Jump)
করা হবে বলা হবে,

✱

(P.T.O).

C-code:

```
if (a == b) {
```

```
    a = b + 1
```

```
}
```

```
else {
```

```
    a = b + 2
```

```
}
```

a is stored in \$s1

b is stored in \$s2

→ अगर equal कि check करते रहते हैं ;
 so अगर MIPS में हमारा कार्य
 then not equal कि check करते,

MIPS Code:

0. bne \$s1, \$s2, (Else)

4. addi \$s1, \$s2, 1

8. j Exit

unconditional branching.

12. Else:

16. addi \$s1, \$s2, 2

conditional branch

assume करते else function में जो computer
 random जो number 2 generate करते,

∴ (2x4) = 8 slot

अगर, 1st instruction जो 13 पर है तो हमें

8 से slot skip करते और else function में

jump करते हैं।

(0.1.1)

C-code:

```
if (a != b) {  
    a = b + 1  
}  
else {  
    a = b + 2  
}
```

a is stored in \$s1

b is stored in \$s2

MIPS code:

```
1. beq $s1, $s2, Else  
4. addi $s1, $s2, 1  
8. j Exit  
12. Else: addi $s1, $s2, 2  
16. Exit:
```

■ Stored Program Computers:

- Instructions and data both are represented in binary.
- Instructions and data both are stored in memory.
- Programs can operate on programs.

like : Compiler, linker

- Binary Compatibility allows compiled programs to work on different computers.
- Standardized ISA.

Operation	MIPS
Shift left	sll
Shift right	srl
Bitwise AND	and, andi
Bitwise OR	or, ori
Bitwise NOT	nor
Set if less than	slt, slti

register to memory integer value add instruction
"addi"

c-code:

```
if (i == j) {
    f = g + h;
}
else {
    f = g - h;
}
```

f, g, h, i, j are stored correspondingly in
\$s0, \$s1, \$s2, \$s3, \$s4

MIPS:

```
PC:0 bne $s3, $s4, ELSE
PC:4 add $s0, $s1, $s2
PC:8 j exit
PC:12 Else:
PC:16 sub $s0, $s1, $s2.
PC:20 Exit:
```

Computer else block is taken when random integer generate karke nikalni Suppose, 2 generate karke nikalni, then when far currently hai instruction 2 line (2x4 = 8 slot) skip karke hai,

2 types branching condition hai,

beq } i-type instruction
bne }

0x0000000A

beq \$s1, \$s2, L1

add


~~j~~ sub

sll

L1:

add

Exit:



after 16 bit slot skip

so L1

address

$$\therefore (0000000A + 4 + 16)_{16} = (00000024)_{16}$$


J type Instruction

j (label)

next 10 bit line skip level function is

$$10 \times 4 = 10 \times 2 = 40$$

2 bit left shift



Opcode

don't


care

opcode

XXXXXX


XXXXXX

Branch Destination for Jump:



in J type instruction we didn't need any ALU. Because, J type instruction do not use any kind of operation on they do not use ALU for calculating address

known as concatenation method



MIPS Code Practices

■ $B[10] = A[5] + 2$

Where base address of B and A are \$51 and \$2 respectively

→ MIPS:

lw \$t0, 20(\$52)

addi \$t0, \$t0, 2

sw \$t0, 40(\$51)

■ Base address of A is in \$50. Write the MIPS code for the given set of C-code,

if ($A[3] \neq A[6]$) {

if ($A[3] == 0$) {

$A[3] = A[3] + 2;$

else {

$A[6] = A[6] / 16;$ } $\times/2^4$ \rightarrow srl

}

else {

$A[6] = A[6] * 8$ } $\times 2^3$ \rightarrow sll

⇒ MIPS code:

lw \$t0, 12(\$s0)

A[3]

lw \$t1, 24(\$s0)

A[6]

beq \$t0, \$t1, L1

bne \$t0, ~~\$t1~~^{zero}, L2

addi \$t2, \$t0, 2

A[3] + 2

sw \$t2, 12(\$s0)

~~# sw \$t2, 0(\$t0)~~

j Exit

L2:

~~addi \$t3, \$t1~~

srl \$t3, \$t1, 4

4 bit right shift

sw \$t3, 24(\$s0)

j Exit

L1:

sll \$t4, \$t1, 3

3 bit left shift

sw \$t4, 24(\$s0)

Exit:

■ x, y, z are stored in $\$s0, \$s1, \$s2$

$$x = \underbrace{2y}_{\$t0} + \underbrace{65z}_{\$t1} - 10$$

↳ $\$s0$

⇒ MIPS:

add $\$t0, \$s1, \$s1, \# 2x$

sll $\$t1, \$s2, 6 \quad \# 6 \text{ bit left shift}$

add $\$t1, \$t1, \$s2 \quad \# 65z$

add $\$t0, \$t0, \$t1 \quad \# 2y + 65z$

addi $\$s0, \$t0, -10$

$$64z + z = 65z$$

$$z \times 2^6 = 64z$$

↳ left shift.

More Conditional Operation:

- slt (R type)

- slti (I type)

set less than

slt → set less than

Greater than check

slt or slti

use $\$s3, \$s4$

$$\$s3 \geq \$s4$$

greater than $\$s3$ register 0 store $\$s3$

$$\$s3 < \$s4$$

less than $\$s3$ register 1 store $\$s3$

register 1 store $\$s3$

Formal રૂબરૂ.

✓ `slt` (rd) rs, rt
destination

↳ if (rs < rt) then rd = 1 else rd = 0

`slti` (rt) rs, constant
destination

↳ if (rs < constant) then rt = 1 else rt = 0.

- Use in combination with "beq" and "bne"

`slt $t1, $s3, $s4`

જો $\$s3 \geq \$s4$ તો
તો `$t1` 0 save
શે.

set કરી તો 1 assign કરી

reset કરી તો 0 assign કરી

તો જો, $\$s3 < \$s4$ તો
t1 1 save શે.

તો value જો તો check કરી `slti` તો
તો an int જો તો consider કરી.

■ a and b are stored in \$s0 and \$s1

C-code:

```
if (a > b) {  
    a = a + 1;  
}  
else {  
    a = a + 2;  
}
```

Main code $a > b$; so
compare $a > b$
less compare $a < b$

→ MIPS:

slt \$t1, \$s0, \$s1

bne \$t1, \$zero, Else

addi \$s0, \$s0, 1

j Exit

Else:

addi \$s0, \$s0, 2

j Exit

\$s0 < \$s1 so
\$t1 = 1

C-code:

```
if (a < b) {  
    a = a + 1;  
}  
else {  
    a = a + 2;  
}
```

Main code is $<$: so compare
array greater than
equal to array compare
array

MIPS:

```
slt $t1, $s0, $s1  
beq $t1, $zero, Else  
addi $s0, $s0, 1  
j Exit
```

Else:

```
addi $s0, $s0, 2
```

Exit:

$\$t0/16 = \$t0/2^4 \rightarrow$ 4 bit right shift.

signed comparison to array $slt, slti$

unsigned comparison to array $sltu, sltur$

■ Why not blt, bge, etc?

-
- Hardware for $<$, \geq , ... slower and complex than $=$, \neq .
 - Combining with branch involves more work per instruction, requiring a slower clock.
 - All instructions are penalized.

■ Write the MIPS code for the following C-code,

$$x = A[i] + 2$$

where, x , ~~x~~ , base address of A and i are in $\$s1$, $\$s2$ and $\$s3$ respectively.

⇒

~~li \$t0, \$s3~~

sll \$t0, \$s3, 2 # multiplying (2×4) so 2 bit-left shift.

add \$t0, \$s2, \$t0 # finding the mem. address of 'A[i]'

lw \$t1, 0(\$t0) # retrieving the value of $A[i]$ to \$t1.

addi \$s1, \$t1, 2.

$$A[B[i]] = x$$

Where base address of A and B are in \$s1 and \$s2 respectively and x and i are in \$s3 and \$s4.

→

```

sll $t0, $s4, 2
add $t0, $t0, $s2
lw $t1, 0($t0)
sll $t0, $t1, 2
add $t0, $t0, $s1
sw $s3, 0($t0)
  
```

Formula:

- Memory Address for data in array = base address + (Index × 4)
- Branch address = PC + 4 + (offset × 4)
- Jump address = PC (MSB 4 bits) + (offset × 4)
 ↳ offset is 26 bits rep then 2 bit left shift then PC is MSB 4 bit at the beginning.

R type:

→ sll (\$t0) (\$s1) 2
 rd rt shamt

000000	0	\$s1	\$t0	2	XXXXXX
Op	rs	rt	rd	shamt	func

000000	00000	\$17	\$8	00010	XXXXX
--------	-------	------	-----	-------	-------

(P.T.O)

Op	rs	rt	rd	shamt	funct
000000	00000	10001	01000	00010	XXXXXX

sll and sll operations are 32-bit

0 255,

C-code:

~~g = h + A[8]~~

(R[255]) +

(R[255]) +

(R[255]) +

Logical Operations.

Operation	MIPS
Shift left	sll
Shift right	srl
Bitwise AND	and, andi
Bitwise OR	or, ori
Bitwise NOT	nor

Bitwise AND \rightarrow and, andi
 Bitwise OR \rightarrow or, ori \rightarrow i type
 Bitwise NOT \rightarrow nor \rightarrow r type

operation between one register and an integer value

and \$t0, \$t1, \$t2

\downarrow rd \downarrow rs \downarrow rt

~~\$t1~~ \$t1 = 1110
 \$t2 = 0101
 \therefore \$t0 = 0100

andi \$t0, \$t1, 2

\$t1 = 1011
 \$t2 = 0010
 \therefore \$t0 = 0010

or \$t0, \$t1, \$t2:

\$t1 = 1110
 \$t2 = 0100
 \therefore \$t0 = 1110

ori \$t0, \$t1, 2

\$t1 = 1011
 \$t2 = 0010
 \therefore \$t0 = 1011

$$a \text{ nor } b = \text{Not } (a \text{ or } b)$$

On a or b is 1011
On operation 200, Then 300
Complement of 200

200 Not 200 300.

nor \$t1, \$t2, \$zero

\$t2 = 1011
\$zero = 0000
~~...~~
∴ On operation 200 = 1011
∴ 200 is not 200.
∴ \$t1 = 0100

nor \$t1, \$t2, \$t3

\$t2 = 0100

\$t3 = 1000

On operation 200 = 1100

Not 200 \$t1 = 0011

Loops

≥ ~~for~~ loop ~~only~~ while loop ~~only~~ for loop,

C-code: (while loop):

```
while (save[i] == k) {  
    a = a + 2;  
    i = i + 1;  
}
```

i, k, a are stored in \$s3, \$s5 and \$s4

respectively and base address of save[] is ~~in~~ \$s6

\$s6.

MIPS Code:

Loop: sll \$t0, \$s3, 2

add \$t0, \$t0, \$s6 # memory address of save[]

lw \$t1, 0(\$t0)

bne \$t1, \$s5, Exit

addi \$s4, \$s4, 2

addi \$s3, \$s3, 1

j loop # loop iterate

Exit:

For loop:

C-code:

```
for (int i = 0; save[i] > k; i++) {
```

```
    a = a + 2
```

```
}
```

i, k, a are stored in $\$53, \56 and $\$54$ respectively.

Base address of `save` is in $\$56$

⇒ MIPS Code:

`addi $53, $zero, $zero` → # Initially assigns $i = 0$

Loop:

`sll $t0, $53, 2`

`add $t0, $t0, $56`

`lw $t1, 0($t0)`

`slt $t2, $t1, $55` → # ~~zero~~ main code $>$

`bne $t2, $zero, Exit`

`addi $54, $54, 2`

`addi $53, $53, 1`

`j loop`

Exit:

Java Code:

```
for (int i=0; i<15; i++){  
    if (A[i+1] != 0){  
        sum = sum+1;  
    }  
    else {  
        sum = sum-1;  
    }  
}
```

i is in \$s3,

B.A. of A in \$s0

Sum is \$s1.

⇒ MIPS Code:

```
add $s3, $zero, $zero
```

Loop:

```
slli $t0, $s3, 15
```

```
beq $t0, $zero, Exit
```

~~slli \$t1, 1~~

```
addi $t0, $s3, 1 → #i+1
```

```
sll $t0, $t0, 2
```

```
add $t1, $s0, $t0
```

```
lw $t0, 0($t1)
```

```
beq $t0, $zero, Else
```

```
addi $s1, $s1, 1
```

```
addi $s3, $s3, 1
```

j Loop

Else:

```
addi $s1, $s1, -1
```

```
addi $s3, $s3, 1
```

j Loop

Exit:

Function

Function Calling Procedure.

- Place parameters in registers.
- Transfer Control to procedure.
- Acquire storage for procedure.
- Perform procedure operation.
- Place result in register for caller.
- Return to place of call.

Main () {

int x = 0;

int y = 9;

int z = **addition**(x, y);

...
}

Call a function

int addition (int a, int b) {

int c = a + b;

return c;

}

Main function is the caller function. Where a function is called, and the parameters are provided for the called function.

- Parameters can be passed in argument registers (\$a0 ~ \$a3)
- Return address of a function is stored in \$ra.
- Function return value returns via two registers.
\$v0, \$v1.

Registers:

• \$Zero.

✓ (\$a0 - \$a3) → (arguments)

↳ reg's (4-7) no register

⇒ function ko arguments pass krta hai,

✓ (\$v0, \$v1) → (results value)

⇒ reg's (2,3) no register

⇒ function ko result value return krta hai,

✓ (\$t0 - \$t9) → (Temporary registers).

⇒ reg's (8, 9, 10, 11, 12, 13, 14, 15) registers and (24, 25) reg.

• 8 to 15 are registers (\$t0 - \$t7)

• 24 to 25 are registers (\$t8, \$t9)

⇒ Temporarily value store krta hai.

⇒ Can be overwritten by callee.

✓ (\$s0 - \$s7) → Saved (registers)

⇒ Must be saved or restored by callee


⇒ registers (16, 17, 18, 19, 20, 21, 22, 23) registers

✓ \$gp ⇒ Global Pointer for static Data

⇒ 28th register

⇒ static data hold krta hai jo pointer

• \$SP → Stack Pointer



⇒ 29 registers

⇒ Stack এর top address টা denoted করে,

⇒ Top address টা point করে,

⇒ Stack এর top data এর memory address hold করে এ point করে.

• \$fp → frame pointer

⇒ 30 registers

⇒ Stack related সব info hold করে

• \$ra → Return address

⇒ 31 registers

bubble sort algorithm এ আমরা \$a0, \$a1

use হয়; so initially \$a0, \$a1 এর

value এর কোন পরিবর্তন Store করে

রাখবে। the case \$a0, \$a1 এর

value পরিবর্তন হবে।

\$a0, \$a1 এর argument এর 32

তার argument use করা যাবে। in case of bubble sort

jal

jump and link

function → return address \$ra register

store \$ra

I will jump to that particular function and also
that address in \$ra

int z = leaf - example (1, 2, 3, 4)

jal leaf-example

jr → jump register

jr \$ra

function → last → return \$ra, jal →
function return call → return \$ra

Procedure Call Instruction:

- Procedure call: jump and link

~~jal~~ jal procedureLabel

- Address of following instruction put in \$ra
- jumps to target address

- Procedure return: jump register

jr \$ra

- Copies \$ra to program counter

- Can also be used for computed jumps

function ॐ ॐ ॐ ॐ saved register use

ॐ ॐ ॐ problem arise ॐ,

main method ॐ save register ॐ ॐ value ॐ

ॐ ॐ ॐ change ॐ ॐ

ॐ function ॐ ॐ ॐ save register use ॐ

ॐ ॐ ॐ saved register ॐ

previous ॐ data ॐ ॐ ॐ

ॐ memory ॐ store ॐ ॐ then

function ॐ ॐ ॐ ॐ ॐ memory

ॐ data ॐ ॐ ॐ ॐ ॐ

ॐ function ॐ ॐ ॐ ॐ ॐ


saved value ॐ register ॐ ॐ

ॐ ॐ ॐ \$sp ॐ

Data memory to Stack

Consider

Stack top



Called function is \$SP to

to be the value $\$SP = \$SP - 4$ to be the

leaf function.

leaf function is the last function

called function is call to be the last function

leaf function is

Non leaf function.

leaf function is the last function

function is call to be the last function

leaf function.

leaf procedure example.

C-codes

```
Main() {
```

```
    int f=0;
```

```
    f = f+1;
```

```
    int z = leaf-example(1, 2, 3, 4);
```

```
    int y = f+z;
```

```
}
```

```
int leaf-example (int g, h, i, j) {
```

```
    int f;
```

```
    f = (g+h) - (i+j);
```

```
    return f;
```

```
}
```

Arguments : g, h, i, j in \$a0, \$a1, \$a2, \$a3, ...

f in \$s0.

Result in \$v0

z, y in \$s1, \$s2.

MIPS Code

```

add $s0, $s0, $zero # f = 0
addi $s0, $s0, 1 # f = f + 1
Jal leaf - example
add $s1, $v0, $zero
add $s2, $s0, $s1
J Exit
    
```

leaf - example:

```

addi $sp, $sp, -4
sw, $s0, 0($sp)
    
```

```

add $t0, $a0, $a1
    
```

```

add $t1, $a2, $a3
    
```

```

sub $s0, $t0, $t1
    
```

```

add $v0, $s0, $zero
    
```

\$s0 is previous value in

final return

```

lw $s0, 0($sp)
    
```

```

addi $sp, $sp, 4
    
```

```

jr, $ra
    
```

initial f is value already \$s0
is stored. Now update line
of code a \$s0 is
value now update it
update stack pointer
update return point

f is value return
move \$v0 to \$s0
write



C-Code:

```
int leaf-example (int g, h, i, j):
{
    int f, x;
    f = (g+h) - (i+j);
    x = f+2;
    return x;
}
```

f in \$s0, x in \$s1

↳ as 2 registers save register & other
so stack & save register

Result in \$v0

as 2 registers variable save register

stone, so function & 2 registers

↳ 2 registers location, so

stack pointer & update register

⇒ MIPS Code:

Leaf - example :

addi \$SP, \$SP, -4

sw \$S0, 0(\$SP)

addi \$SP, \$SP, -4

sw \$S1, 0(\$SP)

add \$t0, \$a0, \$a1

add \$t1, \$a2, \$a3

sub \$S0, \$t0, \$t1

addi \$S1, \$S0, 1

add \$V0, \$S1, \$zero

lw \$S1, 0(\$SP)

addi \$SP, \$SP, 4

lw \$S0, 0(\$SP)

addi \$SP, \$SP, 4

jr \$ra

function or
return value of
location of
\$S1 is
save register

→ #

stack pointer update
for register location
point register, and
function or register
\$S0 or value of
location of store
register

(9+6)
#

→ #

(i+j)

→ #

f = (g+h) - (i+j)

→ #

x = f + 1

Branching far away:

यदि branch करता था एक ही address पर
या 16 bit द्वारा represent करा जाये 21; अगर
more than 16 bit का जरूरत पड़ेगी instead
of branching; अगर jump we करते हैं 26
bit address allocate करते हैं। This concept is
known as branching far away.

• beq \$s0, \$s1, L1

अगर change करते हैं तो

bne \$s0, \$s1, L2

j L1

L2:

:

L1:

:

\$s0 और \$s1 equal 21 होने पर L2 में जायेगा, या
16 bit address, \$s0, \$s1 equal रहे बने
condition satisfy करते हैं तो वह भी L1 में jump

Suppose L1 में
address 18 bit में
branching address (20)
i type format में
represent करा जाएगा
या, उसे जानना -
j type format में
करें, उसे
Condition opposite
करें कि

સરળ: ~~if~~ ~~jump~~ એક 11 18 bit કે assume કરીએ
 but અમરુ: jump કરીએ 21 26 bit address support
 કરે so એક સમાર problem રહે 21.

એકો ASCII character ના character array

8 bit data નિયમ કરીએ કરીએ, તો- ASCII ના

char નિયમ કરીએ કરીએ રહે.

lb, sb સુચાર કરીએ

deals with 16 bit

lb \rightarrow load byte

lbu \rightarrow load unsigned byte

sb = ~~store~~ store byte

lh \rightarrow load halfword

lhu load unsigned halfword

sh \rightarrow store halfword

Deals with 8 bit

1 word = 32 bit

\therefore 1 halfword = 16 bit

lb, lh

6 sign extension રહે 32 bit રહે.

lbu, lhu

6 0 extend રહે

32 bit રહે

lb. rt, offset(rs) → Fetching 8 bit data

lh. rt, offset(rs) → Fetching 16 bit data

ASCII char are always unsigned

• 32 bit architecture takes = $(\frac{32}{8}) = 4$ slots in memory to store a data.

• 64 bit architecture takes = $(\frac{64}{8}) = 8$ slots in memory to store a data

• 256 bit architecture takes = $(\frac{256}{8}) = 32$ slots in memory to store a data

64 bit architecture → A[6] → content
base add register → load offset

→ lw \$t0, 48(\$s1)

$$48 \text{ bytes} = (6 \times 8) \\ = 48$$

multiplied by 8 bytes
we are considering
64 bit arch.

• Leaf function এ একটা function call হয়ে থাকে

তার মাঝে অন্য function call করে না,

• যখন একটা function এর মাঝে অন্য function call হবে তখন একটা function এর মাঝে অন্য function হলে বাস্তব call হয় non leaf function

Bubble Sort এ Argument Pass এর জন্য মাঝে মাঝে

argument register use করা হয় \$a0 এর

\$a1, এটা fixed.

একটা memory থেকে data fetch করে রাখতে mem.

এ data রাখা থাকে \$a1, সাধারণ register এ

value store করে রাখতে হবে, যা রাখতে

fixed data argument হলে use করা হবে

তাই argument if clear, করে রাখতে

store করে আছে রাখতে হবে

retrieve করে

Bubble Sort to Code FNK mam to Playlist

6277 2122 1-3,

Bubble Sort MIPS Code

add \$s2, \$a0, \$zero # v

add \$s3, \$a1, \$zero # n

add \$s0, \$zero, \$zero # i = 0

Loop 1:

slt \$t0, \$s0, \$s3 # ~~i~~ i < n

beq \$t0, \$zero, Loop 1 Exit

addi \$s1, \$s0, -1 # j = i - 1

Loop 2:

slt \$t0, \$s1, 0 # ~~j < 1~~ j < 0, \$t0 = 1

bne \$t0, \$zero, Loop 2 Exit

sll \$t1, \$s1, 2 # \$t1 = 4 * j

add \$t2, \$t1, \$s2 # \$t2 = 4 * j + Base address of v

lw \$t3, 0(\$t2) # v[j]

lw \$t4, 4(\$t2) # v[j+1]

slt \$t0, \$t4, \$t3 # v[j+1] > v[j], \$t0 = 0

beq \$t0, \$zero, Loop 2 Exit

add \$a0, \$s2, \$zero

add \$a1, \$s1, \$zero

jal swap

addi \$s1, \$s1, -1

j Loop2

Loop2 Exit:

addi \$s0, \$s0, 2

j loop2

Swap :

sll \$t1, \$a1, 2 → K * 4

~~add \$t1, \$a0, \$a1~~

add \$t1, \$a0, \$t1

lw \$t0, 0(\$t1)

lw \$t2, 4(\$t1)

sw \$t2, 0(\$t1)

sw \$t0, 4(\$t1)

jr \$ra

Kindly FNK Mam JP

recording

only 3

clearly

3/1/20

X

(P.T.O)

Suppose આપણે સમસ્યા નિચર code લે જોઈ
કરે ના problem કરે.

`lui $s1, 0019ACB1`

MSB = 0019 પ્રત્યક્ષ 16 bit, એક
LSB = ACB1 lui ના કારણે એક
16 bit મૂલ્ય \$s1 માં
store કરવા માટે.

`lui $s1, 0019`
`ori $s1, $s1, ACB1.`



lui = load unsigned integer.

lui સ્થળે ilsee instruction
સુધારા constant ના
address નો સ્થળ
allocated રે સ્થળ
16 bit...

ફોર્મ 0019ACB1

સ્થળ 32 bit ; which
is larger than 16 bit.

So એક possible ના,

તોઈ આપણે 0019ACB1
નો MSB અને LSB નો
કાર્ય કરવા નો.

or operation

Chapter 2 একটি important topic for Mid

- Register file for? Memory to PC + 4 করে।
তার increment হয়?
- Basic C code to MIPS Code Transformation ***
- Different type of register. তার register
register file এর কতক register?
- Sp (Stack Pointer) এর ফিডব্যাক data রাখে।
- R, I, J type instruction format এর machine
code. Question এর function, code দেখা থাকবে মনে হবে ***
- Target address, Branch Address, Memory Address তার করে ***
- lui, ori নিয়ে ফিডব্যাক 32 bit data operation করতে পারে *
- Character array বা Character array বা Ascii character
ফিডব্যাক handle করতে? Question 11 এর char array
বোঝা যায় so দেখানো রাখা।
- Branching far away theory concept.
- left shift, right shift, slt, slti, loop. ***
- and, or, not