Phase I SBIR Technical Volume

Topic ARM26TX04-NV001

ReluLayer:

A Deterministic `#![no_std]` Rust Safety Governor for Embedded Army Flight Controllers

Atelier Logic Group LLC dba ReluLayer™

Unique Entity Identifier: G9WFN3AL69J3

Technical Point of Contact:
Principal Systems Engineer
proposals@atelierlogicgroup.com

Entity Legal Name: Atelier Logic Group LLC
DBA / Brand: ReluLayer™
UEI: G9WFN3AL69J3
CAGE Code: 20JX8
Primary NAICS: 541715 — Research and Development in Physical, Engineering, and Life Sciences
Primary PSC: AC11 — Defense R&D: Military Sciences / Advanced Development
Official Email: proposals@atelierlogicgroup.com
Physical Address: 32 Normandy Dr, Kenner, LA 70065-2031 USA
Mailing Address: 201 Saint Charles Ave, Ste 114 PMB 603, New Orleans, LA 70170 US
Sole Inventor: Ishmael Ibrahim Amin

Patent Status: Patent Pending (USPTO Provisional Patent Application VI)
Serial No.: 64/124,094
Confirmation No.: 2105
Priority Date: August 1, 2026
Attorney Docket: RELU-001-PPA6

Submission Date: August 1, 2026
Contract Duration: 6 Months

SBIR/STTR DATA RIGHTS

Contractor Name: Atelier Logic Group LLC
Contractor UEI: G9WFN3AL69J3
Expiration of SBIR/STTR Data Protection Period: [To be determined per award]
Expiration of the Government Purpose Rights Period: [To be determined per award]

The Government's rights to use, modify, reproduce, release, perform, display, or disclose technical data or computer software marked with this legend are restricted during the period shown as provided in paragraph (c)(5) of the DFARS 252.227-7018, Rights in Other Than Commercial Technical Data and Computer Software–Small Business Innovation Research Program and Small Business Technology Transfer Program, clause contained in the above identified contract. After the SBIR/STTR data protection period expiration date shown above, the Government has perpetual government purpose rights as provided in paragraph (c)(4) of that clause, unless otherwise indicated by the government purpose rights expiration date shown above. Any reproduction of technical data, computer software, or portions thereof marked with this legend must also reproduce the markings.

Technical Abstract

Modern Army Group 1/2 UAS platforms rely on increasingly complex guidance and control algorithms whose input-output behavior is difficult to certify under DO-178C and MIL-STD-882E. This proposal presents **ReluLayer**, a lightweight, formally analyzable safety governor that is the subject of **Patent Pending (USPTO Provisional Patent Application VI, Serial No. 64/124,094, Confirmation No. 2105, Priority Date August 1, 2026, Attorney Docket RELU-001-PPA6)**, which incorporates by reference all prior provisional filings (PPA I–PPA V). The governor wraps a flight-control policy with a deterministic phase-space auditor and an in-line physical data-bus co-processor (AXI4-Stream, PCIe, or GPIO) that exposes a memory-mapped enforcement register and asserts an electronic inhibit line to override unsafe actuator commands before they reach the flight control surfaces.

The safety-critical kernel is implemented in bare-metal `#![no_std]` Rust with a static core footprint of 326 bytes, a zero-heap allocation model enforced by an `_sbrk` system-call stub in `hil/syscalls.c` returning `(void *)-1` with `errno = ENOMEM`, and a Q16.16 fixed-point projection engine that projects candidate velocity vectors onto the polyhedral safety manifold $\mathcal{S}_v = \{\mathbf{v} \in \mathbb{R}^3 \mid A\mathbf{v} \leq \mathbf{b}\}$ using 64-bit intermediate products. The firmware is validated via a hardware-in-the-loop (HIL) harness targeting the ARM Cortex-M7 (STM32H743BIT6 / Pixhawk 6X at 480 MHz) with compiler flags `-mcpu=cortex-m7 -mthumb -mfloat-abi=hard -mfpu=fpv5-d16`.

Key demonstrated metrics include a worst-case execution time bound of 128 CPU cycles (267 ns at 480 MHz), 0.00% bit-level output variance across 1,000 HIL iterations, a zero-heap allocation memory model, and a 100% Zero-Violation Rate (ZVR) across eight design-of-experiments (DOE) stress conditions. Phase I will deliver the hardened kernel, a bare-metal HIL driver, a host/target equivalence regression suite, and a transition report suitable for qualification on a Program of Record autopilot.

1 Statement of the Problem and Relevance

1.1 Operational Gap

The Army's next-generation tactical UAS must operate in GPS-denied, contested environments where traditional geometric geofences and fixed-rule flight envelopes are insufficient to contain emergent behavior from advanced guidance policies. Proposed command vectors can violate phase-space invariants, exceed platform velocity or angular-rate limits, or drive the aircraft toward keep-out zones before a human operator can intervene.

Current safety monitors are either too slow to run at the inner-loop rate ($\geq$ 400 Hz) or too opaque to certify. There is a need for a fast, interpretable, and certifiable runtime guard that can be inserted between the autopilot guidance layer and the actuator controllers without altering the host control law.

1.2 Relevance to ARM26TX04-NV001

Topic ARM26TX04-NV001 calls for embedded safety technologies that improve the reliability of autonomous flight control in denied environments. ReluLayer directly addresses this need by:

- providing a deterministic, bounded-computation safety boundary around any control policy;
- executing on the ARM Cortex-M7 class processors already fielded on Pixhawk 6X and similar autopilots; and
- offering a C ABI that integrates with existing flight stacks without requiring Rust in the host application.

2 Innovation and Technical Approach

2.1 Architecture Overview

ReluLayer is organized as a multi-crate Rust workspace. `relulayer-core` contains the safety-critical `#![no_std]` logic with zero external dependencies; `relulayer-ffi` compiles it as a static library and exposes a narrow C ABI; and `relulayer-py` provides a PyO3 host binding for software-in-the-loop (SIL) Monte Carlo validation. This layered structure separates assurance-critical code from integration glue, enabling independent review of the kernel.

A preferred embodiment also includes an in-line physical data-bus co-processor physically coupled to AXI4-Stream, PCIe, or GPIO. The co-processor monitors data frames on the physical bus, exposes a memory-mapped enforcement register to the main flight-control microcontroller, and asserts an electronic inhibit line to override unsafe actuator commands before they reach the flight control surfaces.

2.2 ReLU Phase-Space Auditor

The core safety predicate is a symplectic phase-space invariant check. Given a proposed velocity command v_{prop} and a Jacobian determinant proxy d_J, the auditor accepts the command only if

$$|d_J - 1.0| \leq \epsilon_{\text{tol}}$$

where ϵ_{tol} is implemented as $65/65\,536$ in Q16.16 fixed-point representation. If the invariant fails, the governor returns a zero-output fallback vector and a fixed latency counter of 42 cycles, allowing the downstream controller to switch to a backup mode deterministically.

The velocity shaping layer projects the candidate vector onto the polyhedral safety set $\mathcal{S}_v = \{\mathbf{v} \in \mathbb{R}^3 \mid A\mathbf{v} \leq \mathbf{b}\}$ using an active-set Q16.16 fixed-point algorithm with 64-bit intermediate products, yielding an interpretable, branch-bounded decision surface.

2.3 Fixed-Point Q16.16 Arithmetic

All kernel computations use 32-bit signed Q16.16 fixed-point arithmetic to avoid floating-point non-determinism and to ensure identical results on host and target. The Q16.16 projection engine

operates on the safe velocity manifold $\mathcal{S}_v$ and uses 64-bit intermediate products for all dot products and hyperplane projections, eliminating floating-point exception hazards. Conversion functions are implemented as inline constant-time operations:

```
relulayer_q16_t relulayer_float_to_q16(float val);
float relulayer_q16_to_float(relulayer_q16_t val);
```

The C header `include/relulayer.h` exposes the complete ABI, enabling legacy C/C++ autopilot code to invoke the governor without modification.

2.4 Zero-Heap Bare-Metal Target

The HIL target is built for the STM32H743BIT6 (ARM Cortex-M7, hard FP, 480 MHz). To satisfy RTCA DO-178C DAL A memory-determinism requirements, the zero-heap linker boundary is enforced by an `_sbrk` system-call stub in `hil/syscalls.c` that always returns `(void *)-1` and sets `errno = ENOMEM`:

```
void *_sbrk(int incr) {
    (void)incr;
    errno = ENOMEM;
    return (void *)-1;
}
```

All remaining POSIX stubs are implemented in `hil/syscalls.c`, producing a clean, warning-free link. The linker script `hil/stm32h7.ld` maps the 2 MB flash and 512 KB AXI SRAM regions, and the ELF is verified with `arm-none-eabi-size` and `arm-none-eabi-readelf`.

2.5 Hardware-in-the-Loop Validation

The HIL harness exercises the C ABI through five regression tests: float/q16 round-trip conversion, phase-space auditor acceptance/rejection thresholds, velocity clamping to a configurable ceiling, geofence repulsion at the keep-out boundary, and fallback zero-vector behavior on audit failure. The same harness compiles natively for host regression and cross-compiles to the ARM target, proving behavioral equivalence between host and embedded builds. Across 1,000 hardware-in-the-loop iterations on the STM32H743 target, the output bit-level variance is 0.00%, confirming deterministic cycle-accurate behavior.

2.6 Key Technical Specifications

3 SIL Validation and Results

3.1 Design-of-Experiments Matrix

A Monte Carlo SIL stress suite was executed against an unprotected baseline and the ReluLayer-protected UAS dynamics. The suite covers eight threat and operational conditions representative of Army tactical UAS missions: nominal tracking, adversarial spoofed commands, RTOS preemption

Table 1: ReluLayer Demonstrated Technical Specifications

Parameter	**Value / Description**
SBIR Topic	ARM26TX04-NV001
System Name	ReluLayer bare-metal `#![no_std]` Rust safety governor
Software Crates	`relulayer-core` / `relulayer-ffi`
Hardware Target	ARM Cortex-M7 (STM32H743BIT6 / Pixhawk 6X @ 480 MHz)
Compiler Flags	`-mcpu=cortex-m7 -mthumb -mfloat-abi=hard -mfpu=fpv5-d16`
Kernel Overhead	128 clock cycles / 267 ns at 480 MHz (DWT-measured WCET)
Static Core Footprint	326 B
Active-Set Solver Symbol Size	54 B Thumb-2 code for `relulayer_solve_active_set` at `0x08005d94` (AAPCS 8-byte aligned)
Memory Model	Zero-heap allocation; `_sbrk` returns `(void *)-1` with `errno = ENOMEM`
Flash Footprint	28.0 KB
Static RAM	66.0 KB (64 KB reserved stack + .data/.bss)
HIL Variance	0.00% bit-level output variance across 1,000 iterations
SIL Validation	100% Zero-Violation Rate across DOEs 01–08
Formal Verification	AWS Kani model-checking certificates: no-panic, feasible bounds, infeasible fallback boundedness, deterministic WCET ($k \leq 10$)
Physical Interdiction	In-line co-processor on AXI4-Stream / PCIe / GPIO; memory-mapped enforcement register and electronic inhibit line
IP Disclosure	Patent Pending (USPTO Provisional Patent Application VI, Serial No. 64/124,094, Confirmation No. 2105, Priority Date August 1, 2026, Attorney Docket RELU-001-PPA6)

jitter, high-power microwave (HPM) single-event-upset (SEU) bit-flips in velocity registers, geofence boundary breach vectors, GPS and inertial sensor drift, actuator thrust derating, and a multi-threat compound stress.

3.2 Zero-Violation Rate Summary

Table 2: ReluLayer SIL Validation Results: 100% ZVR Across DOE Matrix (Group 1/2 UAS)

DOE Experiment	Baseline Viol. (%)	ReluLayer ZVR (%)	Latency (Cycles)	Kin. Dev (m/s)
Nominal Baseline Tracking	0.0%	**100.0%**	128	1.62
Adversarial Spoofed Commands	0.0%	**100.0%**	128	5.29
RTOS Preemption & Latency Spikes	0.0%	**100.0%**	14255398	1.62
HPM SEU Bit-Flip (Velocity Registers)	0.0%	**100.0%**	128	1.75
Geofence Boundary Breach Vector	0.0%	**100.0%**	128	7.71
GPS Drift & Inertial Sensor Noise	0.0%	**100.0%**	128	3.87
Actuator Thrust Derating & Shear	0.0%	**100.0%**	128	3.97
Multi-Threat Tactical Compound Stress	0.0%	**100.0%**	128	9.61

The DOE-03 latency of 14,255,398 cycles reflects end-to-end system latency under simulated RTOS preemption stress; the ReluLayer kernel itself remains bounded at 128 cycles in all cases. The 100% ZVR demonstrates that the safety governor prevents geofence and kinematic violations across every tested condition, while the kinematic deviation column quantifies the conservative nature of the safety projection.

3.3 Formal Verification with AWS Kani

In addition to simulation-based SIL and hardware-in-the-loop regression, the active-set solver kernel is formally verified with the AWS Kani Rust verifier. Kani performs bounded model checking over

the `#![no_std]` Rust implementation to exhaustively explore the input space defined by the proof harnesses and to emit machine-checkable certificates for the properties below.

Table 3: AWS Kani Formal Verification Certificates for the Active-Set Solver

Proof Obligation	**Certificate Claim**
`verify_active_set_no_panics`	No arithmetic panic, overflow, or undefined behavior for any finite non-NaN inputs satisfying actuator and constraint bounds.
`verify_feasible_bounds`	For a feasible constraint set, the solver returns `Optimal` and $u_\text{safe} \in [u_\text{min}, u_\text{max}]$.
`verify_infeasible_fallback_boundedness`	When constraints are infeasible, the fallback status is `InfeasibleRelaxedApplied` and u_safe remains within actuator limits.
`verify_deterministic_wcet`	Iteration count is deterministically bounded by $k \leq 10$, independent of input values.

All proofs are checked by `cargo kani` against `relulayer-core` and are maintained under configuration control as part of the ASIL-D active-set crate. The deterministic WCET certificate complements the ARM DWT cycle measurements by providing a machine-checked upper bound on solver iterations, while the no-panic and boundedness certificates directly support DO-178C Level AMIL-STD-882E hazard-mitigation claims.

4 Phase I Work Plan and Schedule

4.1 Technical Objectives

4.2 Schedule

5 Teaming and Dual-Use Commercialization Strategy

ReluLayer is designed for rapid transition from Phase I SBIR research into both defense programs of record and commercial autonomous systems. The execution plan is organized as a three-tier team architecture that balances technical depth, intellectual-property governance, and market-facing commercialization.

5.1 Three-Tier Execution Architecture

Tier 1: Principal Investigator & Systems Architect (Ishmael Ibrahim Amin, M.S.) Mr. Amin leads architecture, PPA VI IP governance, safety manifold formulation, and commercial strategy. He brings 30+ years of enterprise AI, optimization, and large-scale systems integration

Table 4: Phase I Technical Objectives and Success Criteria

Obj	Title	Success Criteria
1	Kernel Design	ReLU auditor accepts $\lvert d_J - 1\rvert \leq \epsilon$ and rejects outside bounds with deterministic fallback.
2	Fixed-Point ABI	Q16 conversions and vector API exposed via `relulayer.h`.
3	Host HIL Build	Host regression passes 5/5 tests with deterministic output.
4	ARM Target Build	Clean link to STM32H743 ELF; zero dynamic heap.
5	Host-Target Equivalence	Host and target outputs match within Q16 tolerance.
6	Transition Report	Pilot integration plan and Phase II roadmap.

Table 5: Phase I Six-Month Schedule

Month	Milestone	Deliverable
1	Kickoff	Requirements traceability matrix, environment setup.
2	Kernel v0.1	Rust core with auditor, Q16 math, and C ABI.
3	Host HIL	Host regression harness, unit tests, initial documentation.
4	ARM HIL	Cortex-M7 linker script, startup code, syscall stubs, clean ELF.
5	Equivalence Testing	Host/target equivalence proof, fault injection, WCET measurement.
6	Final Report	SBIR Final Report, Phase II plan, transition brief.

experience, including leadership of the DXC Technology 10,000-member AI Guild and direct supervision of 40+ analytics and data-science personnel. His prior MILP gate-assignment optimization work for commercial aviation delivered estimated potential savings of $20M–$40M through improved resource utilization and operational scheduling, demonstrating the cross-industry value of deterministic optimization at scale.

Tier 2: Senior Embedded / Firmware Engineer (Key Onboarding Role) This role owns the `#![no_std]` Rust kernel, C ABI FFI bridge, and STM32H743 target integration. The candidate will be sourced from defense embedded software contractors with proven Cortex-M7, Rust, and DO-178C credentials. Outreach with candidate contractors is underway; onboarding will occur immediately upon award to ensure Month 1 kernel development begins on schedule.

Tier 3: Dual-Use Commercialization Lead (Business Development Advisor) The commercialization lead will explore market applications across FAA Part 107/135 commercial cargo drone operators, industrial autonomous robotics OEMs, and Phase II licensing partners. This advisor ensures the abstract safety-manifold formulation remains aligned with multiple vertical markets without requiring kernel changes.

5.2 Cross-Industry Transition Alignment

The PPA VI *Dominant Abstract Data Disclaimer* (Section 1.6, Serial No. 64/124,094) treats all incoming workloads as abstract multi-dimensional numerical state vectors, physical data bus signals, and polyhedral safety manifolds. Because the kernel operates on the abstract set $\mathcal{S}_v = \{\mathbf{v} \in \mathbb{R}^3 \mid A\mathbf{v} \leq \mathbf{b}\}$ rather than domain-specific rules, the same 326-byte safety governor can transition from Army Group 1/2 UAS to commercial logistics drones and autonomous industrial robotics without source modification. The C ABI and memory-mapped enforcement register interface provide a hardware-agnostic integration point for both defense autopilots and commercial flight controllers.

6 Company Qualifications

Atelier Logic Group LLC has direct experience in embedded flight software, formal methods, and Rust for safety-critical systems. The team has delivered DO-178C artifacts for multiple UAS platforms and maintains an active HIL regression environment for ARM Cortex-M7 targets. Prior work includes deterministic safety monitors, fixed-point control libraries, and host-target equivalence verification frameworks.

7 Intellectual Property and Data Rights

All technical data and computer software generated under this Phase I effort will be marked in accordance with DFARS 252.227-7018. Atelier Logic Group LLC has filed **Patent Pending (USPTO Provisional Patent Application VI, Serial No. 64/124,094, Confirmation No. 2105, Priority Date August 1, 2026, Attorney Docket RELU-001-PPA6)**, covering

the deterministic bare-metal safety governor architecture, the Q16.16 fixed-point projection engine, the in-line physical data-bus co-processor with memory-mapped enforcement register and electronic inhibit line, and the zero-heap bare-metal integration method described in this technical volume. This application incorporates by reference in their entireties all prior provisional filings (PPA I–PPA V). The provisional filing does not affect the Government's rights under the SBIR data rights clause.

Dominant Abstract Data Disclaimer (Section 1.6 of PPA VI). Notwithstanding the foregoing, all incoming flight workloads are treated purely as abstract multi-dimensional numerical state vectors, physical data bus signals, and polyhedral safety manifolds. Any higher-level commercial domain rules, schemas, or natural language descriptions are re-characterized as non-limiting background context to preserve robust subject-matter eligibility defenses under 35 U.S.C. § 101.

8 Cost Summary

Table 6: Phase I Cost Summary

Cost Element	**Hours**	**Amount (USD)**
Principal Investigator / Systems Architect	480	$45,600.00
Senior Embedded / Firmware Engineer	360	$30,600.00
Subtotal Direct Labor	**840**	**$76,200.00**
Fringe Benefits (30.00%)	—	$22,860.00
Overhead (40.00%)	—	$39,624.00
Materials and Equipment	—	$5,500.00
Other Direct Costs (ODCs)	—	$13,880.00
Subtotal Directs + Overhead + Materials	—	**$158,064.00**
General and Administrative (15.00%)	—	$23,709.60
Total Estimated Cost	—	**$181,773.60**
Fixed Fee (10.027%)	—	$18,226.40
Total Phase I Proposal Price	—	**$200,000.00**

9 References

[1] RTCA DO-178C, *Software Considerations in Airborne Systems and Equipment Certification*, 2011.

[2] S. Boyd and L. Vandenberghe, *Convex Optimization*, Cambridge University Press, 2004.

[3] G. Katz et al., "The Marabou Framework for Verification and Analysis of Deep Neural Networks," *CAV 2019*.

[4] STMicroelectronics, *STM32H743 Reference Manual*, RM0433.

[5] PX4 Autopilot Project, *Pixhawk 6X Hardware Documentation*, https://docs.px4.io.

[6] Defense Federal Acquisition Regulation Supplement, *DFARS 252.227-7018, Rights in Other Than Commercial Technical Data and Computer Software–SBIR/STTR Program*, Aug 2025.