

# **Engineering Report**

From: Tommy Choephel

**Date:** Sep 29, 2021

**Subject**: Project 1 Tech Memo

#### **Abstract**

This project consisted of designing seven digital logic gate cells from the schematic level and functional Verilog model to the final layout using Cadence Virtuoso. The cells in particular are: INVX1, INVX2, NAND2X1, NOR2X1, MUX2X1, XOR2X1 and OAI22X1. Symbols were also made that were placed in a test circuit to verify the functionality through simulation waveforms. Then parasitic elements were simulated and relevant device characteristics such as rise and fall times, and delay times were obtained and compared preroute and post-route. Generally, the post-route delay times proved to be slower in most cases, however, fall times at times diminished.

#### Theory


The elementary logic gates such as INVERTER, NAND, NOR, XOR, MUX, and OAI22X1 all can be fundamentally modelled using CMOS logic - that is modelled using NMOS and PMOS transistors in particular arrangements. Each gates have particular behaviors that distinguish their uses, such as an INVERTER when the input requires inversion, a NAND gate when two inputs need to be and(ed) and inverted, etc., all of which can be seen with their respective truth tables in the appendix section. These should be foundational knowledge in the electrical engineering field. Consideration must also be made when two transistors are in series (stacked) to double their width such that their resistance remains congruent to a unit inverter. There are parasitic elements in forms of resistance and capacitance found throughout the implementation of a logic gate that will affect the performance of the devices that must be taken into account, which can be simulated using powerful tools of the trade such as Cadence Virtuoso. Beware that, although this tool is powerful, one must keep one's wits about them while using it, lest one makes mistakes that may demand the user to make frequent overnight stays at the venue of this project experimentation.

#### **Results and Discussion**


#### **INVX1**

Propagation Delay (path based):		
Preroute	Post-route	
A -> Y Rising: 1.135E-9	A -> Y Rising: 1.158E-9	
A -> Y Falling: 802.4E-12	A -> Y Falling: 804.0E-12	
Output Rise Time (path based):		
Preroute: 1.575E-9	Post-route: 1.606E-9	
Output Fall Time (path based):		
Preroute: 1.125E-9	Post-route: 1.125E-9	






# INVX1 Output Rise Time (path based):




# INVX1 Output Fall Time (path based):




#### INVX2

Propagation Delay (path based):		
Preroute	Post-route	
A -> Y Rising: 614.9E-12	A -> Y Rising: 639.2E-12	
A -> Y Falling: 431.6E-12	A -> Y Falling: 443.6E-12	
Output Rise Time (path based):		
Preroute: 844.8E-12	Post-route: 879.8E-12	
Output Fall Time (path based):		
Preroute: 592.7E-12	Post-route: 602.9E-12	

#### INVX2 Propagation Delay (Path Based)



#### INVX2 Output Rise Time (path based):




# INVX2 Output Fall Time (path based):




#### NAND2X1


Propagation Delay	y (path bas	sed):		
Preroute			Post-route	
A -> Y Rising	1.126E	.9	A -> Y Rising	1.186E-9
A -> Y Falling	872.1E	12	A -> Y Falling	1.501E-9
B -> Y Rising	1.130E	.9	B -> Y Rising	1.201E-9
B -> Y Falling	862.2E-12		B -> Y Falling	1.501E-9
Output Rise Time (path based):				
Preroute: 1.562E-9		Post-route: 1.	704E-9	
Output Fall Time (path based):				
Preroute: 2.162E-9 Post-route: 2.029E-9		029E-9		



# NAND2X1 Output Rise Time (path based):




# NAND2X1 Output Rise Time (path based):




#### NOR2X1

Propagation Dela	y (patir basea).			
Preroute			Post-route	
A -> Y Rising	1.237E-9		A -> Y Rising	2.455E-9
A -> Y Falling	799.4E-12		A -> Y Falling	762.5E-12
B -> Y Rising	1.232E-9		B -> Y Rising	2.416E-9
B -> Y Falling	799.8E-12		B -> Y Falling	766.0E-12
Output Rise Time	(path based):			
Preroute: 1.676E-9		Post-route: 3.311E-9		
Output Fall Time	(path based):			
Preroute: 558.8E-12		Post-ro	ute: 537.3E-12	


# NOR2X1 Propagation Delay (Path Based)



# NOR2X1 Output Rise Time (path based):



# NOR2X1 Output Fall Time (path based):



#### MUX2X1

**Preroute** 

S -> Y Falling

# **Propagation Delay (path based):**

A -> Y Rising	1.148E-9
A -> Y Falling	830.7E-12
B -> Y Rising	1.143E-9
B -> Y Falling	827.4E-12
S -> Y Rising	1.160E-9

840.0E-12

#### **Post-route**

A -> Y Rising	1.211E-9
A -> Y Falling	877.7E-12
B -> Y Rising	1.200E-9
B -> Y Falling	826.1E-12
S -> Y Rising	1.238E-9
S -> Y Falling	880.0E-12


# **Output Rise Time (path based):**

Preroute: 1.567E-9	Post-route: 1.598E-9
1 1 C 1 O G C C . 1 1 3 O 7 E 3	i ost i outci ±issot s


# **Output Fall Time (path based):**

Preroute: 1.119E-9 Post-route: 1.086E-9


# MUX2X1 Propagation Delay (Path Based)



# MUX2X1 Output Rise Time (path based):




# MUX2X1 Output Fall Time (path based):




Propagation Dela	., (раш. васса).	<u> </u>		
Preroute			Post-route	
A -> Y Rising	1.251E-9		A -> Y Rising	1.319E-9
A -> Y Falling	884.8E-12		A -> Y Falling	780.0E-12
B -> Y Rising	1.255E-9		B -> Y Rising	1.316E-9
B -> Y Falling	890.4E-12		B -> Y Falling	784.6E-12
Output Rise Time	e (path based):			
Preroute: 1.642E-9		Post-ro	ute: 1.699E-9	
Output Fall Time	(path based):			
Preroute: 1.144E-9		Post-rou	ıte: 988.1E-12	


# XOR2X1 Propagation Delay (Path Based)



# XOR2X1 Output Rise Time (path based):



# XOR2X1 Output Fall Time (path based):



#### OAI22X1

# **Propagation Delay (path based):**

Preroute	

A0 -> Y Rising	1.233E-9
A0 -> Y Falling	871.9E-12
A1 -> Y Rising	1.232E-9
A1 -> Y Falling	871.9E-12
B0 -> Y Rising	1.229E-9
B0 -> Y Falling	866.9E-12
B1 -> Y Rising	1.239E-9
B1 -> Y Falling	880.0E-12

#### Post-route


A0 -> Y Rising	1.416E-9
A0 -> Y Falling	784.2E-12
A1 -> Y Rising	1.389E-9
A1 -> Y Falling	763.5E-12
BO -> Y Rising	1.409E-9
BO -> Y Falling	759.7E-12
B1 -> Y Rising	1.372E-9
B1 -> Y Falling	773.1E-12

# Output Rise Time (path based):


Preroute: 1.644E-9 Post-route: 1.643E-9

# **Output Fall Time (path based):**


# OAI22X1 Propagation Delay (Path Based)



#### OAI22X1 Output Rise Time (path based):



#### OAI22X1 Output Fall Time (path based):




As evident by the delay number tables and the accompanying charts, generally the post-route delay times are slower than the preroute times. There are few instances where the opposite is true, particularly in the fall times. The OAI22X1 is an example of this as it exhibits fall times that are across the board faster. This is caused by shared capacitances achieved during the layout process.


#### **Conclusions**

This project sought to cover the thorough study and design process of the seven elementary logic gates beginning with a schematic and symbol, and finishing with the layout of the cells. The preliminary work started on paper with the determination of the truth tables, schematic sketches and stick diagrams. Then the work translated over to the lab computers with Cadence software, in which all the simulations were performed. The layout was also completed in Cadence Virtuoso. The outcome of this project validated all the theory and truth tables as well as the effect of parasitic elements in the logic gates' performance. This project provided a thorough and painstaking understanding of the design process of the logic gates.


#### **Appendix**

Library Name:	tc6652_tc_lib		
Cell Name:	TC_INVX1		
	Function/T	ruth Table:	
A		Υ	
0		1	
1		0	
	Propagation Del	ay (path based):	
Preroute	e Post-route		
A -> Y Rising: 1.	1.135E-9 A -> Y Rising: 1.158E-9		
A -> Y Falling: 80	02.4E-12 A -> Y Falling: 804.0E-12		
Output Rise Time (path based):			
Preroute: 1.57	75E-9 Post-route: 1.606E-9		
Output Fall Time (path based):			
Preroute: 1.12	.25E-9 Post-route: 1.125E-9		
Layout Height: 1.71 um			
Layout Width: 0.4 um			
Layout Area: 0.684 um <sup>2</sup>			





```
29 September 2021
                                     Verilog Model:
//Verilog HDL for "tc6652_tc_lib", "TC_INVX1" "functional"
module TC_INVX1 ( Y, A, .VDD(\VDD! ), .VSS(\VSS! ) );
 input A;
 output Y;
 input
`ifdef XCELIUM
       (* integer inh_conn_prop_name = "VDD";
       integer inh_conn_def_value = "cds_globals.\\VDD! "; *)
`endif
 \VDD!;
 input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VSS";
       integer inh_conn_def_value = "cds_globals.\\VSS!"; *)
`endif
 \VSS!;
not U1(Y, A);
```





	Comments/Notes:
This is rather interesting	

Library Name:		tc6652_tc_lib
Library Hame.		
Cell Name:		TC_INVX2
Function/Truth Table:		
А		Υ
0		1
1		0
Propagation Delay (pa	th based):	
Prero	ute	Post-route
A -> Y Rising:	614.9E-12	A -> Y Rising: 639.2E-12
A -> Y Falling	431.6E-12	A -> Y Falling: 443.6E-12
	Output Rise T	ime (path based):
Preroute: 8	44.8E-12	Post-route: 879.8E-12
	Output Fall T	ime (path based):
Preroute: 5	92.7E-12	Post-route: 602.9E-12
Layout Height: 1.71 ui	n	
Layout Width: 0. 4 um	1	
Layout Area: 0.684 um	2	


# [@instanceName] [@partName]

# **Schematic:**





```
Verilog Model:
//Verilog HDL for "tc6652_tc_lib", "TC_INVX2" "functional"
module TC_INVX2 ( Y, A, .VDD(\VDD! ), .VSS(\VSS! ) );
 input A;
 output Y;
 input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VDD";
        integer inh_conn_def_value = "cds_globals.\\VDD! "; *)
`endif
\VDD!;
input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VSS";
        integer inh_conn_def_value = "cds_globals.\\VSS! "; *)
`endif
\VSS!;
not U1(Y, A);
endmodule
```



# **Comments/Notes:**

Ah yes yes...

29 September 2021		
Library Name:		tc6652_tc_lib
Cell Name:		TC_NAND2X1
Function/Truth Table:		
А	В	Υ
0	0	1
0	1	1
1	0	1

1

Name: Tommy Choephel

0

# **Propagation Delay (path based):**


1


Preroute		Post-route	
A -> Y Rising	1.126E-9	A -> Y Rising	1.186E-9
A -> Y Falling	872.1E-12	A -> Y Falling	1.501E-9
B -> Y Rising	1.130E-9	B -> Y Rising	1.201E-9
B -> Y Falling	862.2E-12	B -> Y Falling	1.501E-9

# Output Rise Time (path based): Preroute: 1.562E-9 Output Fall Time (path based): Preroute: 2.162E-9 Post-route: 2.029E-9 Layout Height: 1.71 um

Layout Width: 0.8 um


Layout Area: 1.368 um<sup>2</sup>





# Verilog Model:

```
//Verilog HDL for "tc6652_tc_lib", "TC_NAND2X1" "functional"
module TC_NAND2X1 (Y, A, B, .VDD(\VDD!), .VSS(\VSS!));
 input A;
 output Y;
 input
`ifdef XCELIUM
      (* integer inh_conn_prop_name = "VDD";
      integer inh_conn_def_value = "cds_globals.\\VDD! "; *)
`endif
 \VDD!;
 input
`ifdef XCELIUM
      (* integer inh_conn_prop_name = "VSS";
      integer inh_conn_def_value = "cds_globals.\\VSS! "; *)
`endif
 \VSS!;
 input B;
  assign Y = ^{\sim}(A \& B);
endmodule
```



# **Comments/Notes:**


I suppose that's interesting...


tc6	652_tc_lib
TC	_NOR2X1
В	Υ
0	1
1	0
0	0
1	0
	TC

# **Propagation Delay (path based):**

Preroute		Post-route	
A -> Y Rising	1.237E-9	A -> Y Rising	2.455E-9
A -> Y Falling	799.4E-12	A -> Y Falling	762.5E-12
B -> Y Rising	1.232E-9	B -> Y Rising	2.416E-9
B -> Y Falling	799.8E-12	B -> Y Falling	766.0E-12

Output Rise Time (path based):	
Preroute: 1.676E-9	Post-route: 3.311E-9
Output Fall Time (path based):	
Preroute: 558.8E-12	Post-route: 537.3E-12
Layout Height: 1.71 um	
Layout Width: 0.8 um	
Layout Area: 1.368 um <sup>2</sup>	





# Verilog Model:

Name: Tommy Choephel

```
//Verilog HDL for "tc6652_tc_lib", "TC_NOR2X1" "functional"
module TC_NOR2X1 ( Y, A, B, .VDD(\VDD! ), .VSS(\VSS! ) );
input A;
output Y;
input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VDD";
        integer inh_conn_def_value = "cds_globals.\\VDD! "; *)
`endif
\VDD!;
input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VSS";
        integer inh_conn_def_value = "cds_globals.\\VSS! "; *)
`endif
\VSS!;
input B;
  assign Y = ^(A \mid B);
```

#### endmodule

#### **Functional Simulation Waveforms** Transient Response Thu Sep 30 20:45:35 2021 2 1.1 0.9 0.7 € 0.5 0.3 0.1 -0.1 1.1 0.9 0.7 $\gtrsim 0.5$ 0.3 0.1 -0.1 1.1 0.9 0.7 $\geq_{0.5}$ 0.3 0.1 60.0 0.0 10.0 20.0 30.0 40.0 50.0 70.0 80.0 90.0 100.0 110.0

EE520 | EE620 Cell Datasheet Page 5 of 5 29 September 2021

Comments/Notes:	
Neither I NOR you will want to do this project again.	

Post-route: 1.086E-9

•	Name:	tc6	552_tc_lib	
Cell I	Name:	TC_MUX2X1		
unction/Truth Table:				
S	А	В	Y	
1	0	х	0	
1	1	х	1	
0	X	0	0	
0	x	1	1	
		,		
A -> Y Rising	1.148E-9	A -> Y Risi	ng 1.211E-9	
	1.148E-9 830.7E-12	A -> Y Risi A -> Y Fall		
A -> Y Falling		<del></del>	ing 877.7E-12	
A -> Y Rising A -> Y Falling B -> Y Rising B -> Y Falling	830.7E-12	A -> Y Fall	ing 877.7E-12 ng 1.200E-9	
A -> Y Falling B -> Y Rising	830.7E-12 1.143E-9	A -> Y Fall	ing 877.7E-12 ng 1.200E-9 ng 826.1E-12	
A -> Y Falling B -> Y Rising B -> Y Falling	830.7E-12 1.143E-9 827.4E-12	A -> Y Fall B -> Y Risi B -> Y Falli	ing 877.7E-12 ing 1.200E-9 ing 826.1E-12 ing 1.238E-9	
A -> Y Falling B -> Y Rising B -> Y Falling S -> Y Rising	830.7E-12 1.143E-9 827.4E-12 1.160E-9	A -> Y Falli B -> Y Risi B -> Y Falli S -> Y Risi	ing 877.7E-12 ing 1.200E-9 ing 826.1E-12 ing 1.238E-9	
A -> Y Falling B -> Y Rising B -> Y Falling S -> Y Rising	830.7E-12 1.143E-9 827.4E-12 1.160E-9 840.0E-12	A -> Y Falli B -> Y Risi B -> Y Falli S -> Y Risi	ing 877.7E-12 ing 1.200E-9 ing 826.1E-12 ing 1.238E-9	
A -> Y Falling B -> Y Rising B -> Y Falling S -> Y Rising S -> Y Rising utput Rise Time (pat	830.7E-12 1.143E-9 827.4E-12 1.160E-9 840.0E-12	A -> Y Falli B -> Y Risi B -> Y Falli S -> Y Risi	ing 877.7E-12 ing 1.200E-9 ing 826.1E-12 ing 1.238E-9	


**Preroute: 1.119E-9** 

Layout Height: 1.71 um


Layout Width: 4 um


Layout Area: 6.84 um<sup>2</sup>

## **Symbol with Port Names:**



#### **Schematic:**





```
Verilog Model:
//Verilog HDL for "tc6652_tc_lib", "TC_MUX2X1" "functional"
module TC_MUX2X1 ( Y, A, B, S, .VDD(\VDD! ), .VSS(\VSS! ) );
 input S;
 input A;
 output Y;
 input
`ifdef XCELIUM
       (* integer inh_conn_prop_name = "VDD";
       integer inh conn def value = "cds globals.\\VDD! "; *)
`endif
\VDD!;
input
`ifdef XCELIUM
       (* integer inh conn prop name = "VSS";
       integer inh_conn_def_value = "cds_globals.\\VSS! "; *)
`endif
\VSS!;
 input B;
  assign Y = (S)? A: B; // Y = A if Select is true, B otherwise.
endmodule
                                 Functional Simulation Waveforms
                                                                                                   Wed Sep 29 16:21:18 2021 1
         €.05
          0.1
          -0.1
1.1
0.9
          0.1
          -0.1
1.1
```

Comments/Notes:
Most interesting...

Name: Tommy Choephel

EE520 | EE620 Cell Datasheet


Page 5 of 5


Library Name:	tc6652_tc_lib				
Cell Name:	TC_XOR2X1				
Function/Truth Table:					
А	В	Υ			
0	0	0			
0	1	1			
1	0	1			
1	1 0				
Propagation Delay (path based):					

#### Propagation Delay (path based):


Preroute		Post-route	
A -> Y Rising	1.251E-9	A -> Y Rising	1.319E-9
A -> Y Falling	884.8E-12	A -> Y Falling	780.0E-12
B -> Y Rising	1.255E-9	B -> Y Rising	1.316E-9
B -> Y Falling	890.4E-12	B -> Y Falling	784.6E-12

# **Output Rise Time (path based): Preroute: 1.642E-9 Post-route: 1.699E-9** Output Fall Time (path based): Post-route: 988.1E-12 **Preroute: 1.144E-9** Layout Height: 1.71 um Layout Width: 4 um Layout Area: 6.84 um<sup>2</sup>










#### **Verilog Model:**

```
//Verilog HDL for "tc6652_tc_lib", "TC_XOR2X1" "functional"
module TC_XOR2X1 ( Y, A, B, .VDD(\VDD! ), .VSS(\VSS! ) );
 input A;
 output Y;
 input
`ifdef XCELIUM
       (* integer inh_conn_prop_name = "VDD";
       integer inh_conn_def_value = "cds_globals.\\VDD! "; *)
`endif
 \VDD!;
 input
`ifdef XCELIUM
       (* integer inh_conn_prop_name = "VSS";
       integer inh_conn_def_value = "cds_globals.\\VSS! "; *)
`endif
\VSS!;
 input B;
  assign Y = A ^ B;
endmodule
```

29 September 2021



#### **Comments/Notes:**

Ah yes yes... quite interesting...

Library Nam	ie:	tc6652_tc_lib			
Cell Nam	ie:	TC_OAI22X1			
Function/Truth Table:					
A0	В0	A1	B1	Υ	
0	0	0	0	1	
0	0	0	1	1	
0	0	1	0	1	
0	0	1	1	1	
0	1	0	0	1	
0	1	0	1	0	
0	1	1	0	0	
0	1	1	1	0	
1	0	0	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	0	
1	1	0	0	1	
1	1	0	1	0	
1	1	1	0	0	
1	1	1	1	0	

Propagation Delay (path based):

Preroute		Post-route	
A0 -> Y Rising	1.233E-9	A0 -> Y Rising	1.416E-9
A0 -> Y Falling	871.9E-12	A0 -> Y Falling	784.2E-12
A1 -> Y Rising	1.232E-9	A1 -> Y Rising	1.389E-9
A1 -> Y Falling	871.9E-12	A1 -> Y Falling	763.5E-12
BO -> Y Rising	1.229E-9	BO -> Y Rising	1.409E-9
BO -> Y Falling	866.9E-12	B0 -> Y Falling	759.7E-12
B1 -> Y Rising	1.239E-9	B1 -> Y Rising	1.372E-9
B1 -> Y Falling	880.0E-12	B1 -> Y Falling	773.1E-12

#### **Output Rise Time (path based):**

Preroute: 1.644E-9 Post-route: 1.643E-9

## **Output Fall Time (path based):**


Preroute: 890.5E-12 Post-route: 589.6E-12


Layout Height: 1.71 um

Layout Width: 1.6 um

Layout Area: 2.736 um<sup>2</sup>

#### **Symbol with Port Names:**






# Verilog Model:

Name: Tommy Choephel

```
//Verilog HDL for "tc6652_tc_lib", "TC_OAI22X1" "functional"
module TC_OAI22X1 ( Y, A0, A1, B0, B1, .VDD(\VDD! ), .VSS(\VSS! ) );
input A0;
output Y;
input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VDD";
        integer inh_conn_def_value = "cds_globals.\\VDD! "; *)
`endif
\VDD!;
input B0;
input B1;
input A1;
input
`ifdef XCELIUM
        (* integer inh_conn_prop_name = "VSS";
        integer inh_conn_def_value = "cds_globals.\\VSS! "; *)
`endif
\VSS!;
assign Y = ^((A0 \mid B0) & (A1 \mid B1));
endmodule
```



#### **Comments/Notes:**

For a cascaded logic, this was rather easy to implement... certainly when compared to the XOR gate.