

# PSoC® Creator™ Project Datasheet for E-Throttle

Creation Time: 03/24/2016 15:37:37

User: MITCHELLT440S\mitchell

Project: E-Throttle

**Tool: PSoC Creator 3.2 SP1** 

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



#### Copyright

Copyright © 2016 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

#### **Trademarks**

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

#### **Philips I2C Patent Rights**

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

#### **Disclaimer**

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

#### **Flash Code Protection**

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



# **Table of Contents**

1 Overview	1
2 Pins	3
2.1 Hardware Pins	
2.2 Hardware Ports	6
2.3 Software Pins	8
3 System Settings	9
3.1 System Configuration	9
3.2 System Debug Settings	9
3.3 System Operating Conditions	
4 Clocks	. 10
4.1 System Clocks	11
4.2 Local and Design Wide Clocks	.11
5 Interrupts and DMAs	. 13
5.1 Interrupts	. 13
5.2 DMAs	13
6 Flash Memory	. 14
7 Design Contents	15
7.1 Schematic Sheet: Page 1	15
8 Components	
8.1 Component type: ADC_DelSig [v3.20]	
8.1.1 Instance BRAKE_ADC	. 16
8.2 Component type: ADC_SAR_SEQ [v2.0]	17
8.2.1 Instance APPS_ADC	
8.2.2 Instance TPS_ADC	
8.3 Component type: PWM [v3.30]	
8.3.1 Instance SERVO_PWM	
8.4 Component type: Timer [v2.70]	
8.4.1 Instance Timer	
8.5 Component type: UART [v2.50]	. 21
8.5.1 Instance UART	
9 Other Resources	. 24



### 1 Overview

The Cypress PSoC 5 is a family of 32-bit devices with the following characteristics:

- High-performance 32-bit ARM Cortex-M3 core with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, I2C and SPI
- Analog subsystem that includes 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, comparators, op amps and configurable switched capacitor (SC) and continuous time (CT) blocks to create PGAs, TIAs, mixers, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C58LP</u> family member PSoC 5 device. For details on all the systems listed above, please refer to the <u>PSoC 5 Technical Reference Manual</u>.




Figure 1. CY8C58LP Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C5888LTI-LP097
Package Name	68-QFN
Architecture	PSoC 5
Family	CY8C58LP
CPU speed (MHz)	80
Flash size (kBytes)	256
SRAM size (kBytes)	64
EEPROM size (Bytes)	2048
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celcius)	-40 to 85
JTAG ID	0x2E161069

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by Bus Clock, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Name	In Use	Free	Total Resources Available	% in Use
Digital clock dividers	6	2	8	75.0%
Analog clock dividers	1	3	4	25.0%
Pins	11	37	48	22.9%
UDB Macrocells	181	11	192	94.3%
UDB Unique Pterms	228	156	384	59.4%
UDB Datapath Cells	3	21	24	12.5%
UDB Status Cells	8	16	24	33.3%
UDB Control Cells	5	19	24	20.8%
DMA Channels	4	20	24	16.7%
Interrupts	3	29	32	9.4%
DSM Fixed Blocks	1	0	1	100.0%
VIDAC Fixed Blocks	0	4	4	0.0%
SC Fixed Blocks	0	4	4	0.0%
Comparator Fixed Blocks	0	4	4	0.0%
Opamp Fixed Blocks	0	4	4	0.0%
CapSense Buffers	0	2	2	0.0%
CAN Fixed Blocks	0	1	1	0.0%
Decimator Fixed Blocks	1	0	1	100.0%
I2C Fixed Blocks	0	1	1	0.0%
Timer Fixed Blocks	2	2	4	50.0%
DFB Fixed Blocks	0	1	1	0.0%
USB Fixed Blocks	0	1	1	0.0%
LCD Fixed Blocks	0	1	1	0.0%
EMIF Fixed Blocks	0	1	1	0.0%
LPF Fixed Blocks	0	2	2	0.0%
SAR Fixed Blocks	2	0	2	100.0%



### 2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





### 2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Туре	<b>Drive Mode</b>	Reset State
1	P2[6]	GPIO [unused]	7.		HiZ Analog Unb
2	P2[7]	GPIO [unused]			HiZ Analog Unb
3	P12[4]	SIO [unused]			HiZ Analog Unb
4	P12[5]	SIO [unused]			HiZ Analog Unb
5	VSSB	VSSB	Dedicated		,
6	IND	IND	Dedicated		
7	VB	VB	Dedicated		
8	VBAT	VBAT	Dedicated		
9	VSSD	VSSD	Power		
10	XRES_N	XRES_N	Dedicated		
11	P1[0]	Debug:SWD_IO	Reserved		
12	P1[1]	Debug:SWD_CK	Reserved		
13	P1[2]	GPIO [unused]			HiZ Analog Unb
14	P1[3]	Debug:SWV	Reserved		
15	P1[4]	GPIO [unused]			HiZ Analog Unb
16	P1[5]	GPIO [unused]			HiZ Analog Unb
17	VDDIO1	VDDIO1	Power		,
18	P1[6]	SERVO_OUT	Dgtl Out	Strong drive	HiZ Analog Unb
19	P1[7]	GPIO [unused]	_		HiZ Analog Unb
20	P12[6]	Rx_1	Dgtl In	HiZ digital	HiZ Analog Unb
21	P12[7]	Tx_1	Dgtl Out	Strong drive	HiZ Analog Unb
22	P15[6]	USB IO [unused]			HiZ Analog Unb
23	P15[7]	USB IO [unused]			HiZ Analog Unb
24	VDDD	VDDD	Power		
25	VSSD	VSSD	Power		
26	VCCD	VCCD	Power		
27	P15[0]	GPIO [unused]			HiZ Analog Unb
28	P15[1]	GPIO [unused]			HiZ Analog Unb
29	P3[0]	GPIO [unused]			HiZ Analog Unb
30	P3[1]	GPIO [unused]			HiZ Analog Unb
31	P3[2]	GPIO [unused]			HiZ Analog Unb
32	P3[3]	GPIO [unused]			HiZ Analog Unb
33	P3[4]	GPIO [unused]			HiZ Analog Unb
34	P3[5]	GPIO [unused]			HiZ Analog Unb
35	VDDIO3	VDDIO3	Power		
36	P3[6]	GPIO [unused]			HiZ Analog Unb
37	P3[7]	GPIO [unused]			HiZ Analog Unb
38	P12[0]	SIO [unused]			HiZ Analog Unb
39	P12[1]	SIO [unused]			HiZ Analog Unb
40	P15[2]	GPIO [unused]			HiZ Analog Unb
41	P15[3]	GPIO [unused]			HiZ Analog Unb
42	VCCA	VCCA	Power		
43	VSSA	VSSA	Power		
44	VDDA	VDDA	Power		
45	VSSD	VSSD	Power		



Pin	Port	Name	Type	Drive Mode	Reset State
46	P12[2]	SIO [unused]			HiZ Analog Unb
47	P12[3]	SIO [unused]			HiZ Analog Unb
48	P0[0]	GPIO [unused]			HiZ Analog Unb
49	P0[1]	GPIO [unused]			HiZ Analog Unb
50	P0[2]	GPIO [unused]			HiZ Analog Unb
51	P0[3]	GPIO [unused]			HiZ Analog Unb
52	VDDIO0	VDDIO0	Power		
53	P0[4]	GPIO [unused]			HiZ Analog Unb
54	P0[5]	GPIO [unused]			HiZ Analog Unb
55	P0[6]	GPIO [unused]			HiZ Analog Unb
56	P0[7]	GPIO [unused]			HiZ Analog Unb
57	VCCD	VCCD	Power		
58	VSSD	VSSD	Power		
59	VDDD	VDDD	Power		
60	P15[4]	TPS_0	A/D Out	Res pull down	HiZ Analog Unb
61	P15[5]	TPS_1	A/D Out	Res pull down	HiZ Analog Unb
62	P2[0]	APPS_0	A/D Out	Res pull down	HiZ Analog Unb
63	P2[1]	APPS_1	A/D Out	Res pull down	HiZ Analog Unb
64	P2[2]	BRAKE	Analog	HiZ analog	HiZ Analog Unb
65	P2[3]	GPIO [unused]			HiZ Analog Unb
66	P2[4]	GPIO [unused]			HiZ Analog Unb
67	VDDIO2	VDDIO2	Power		
68	P2[5]	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 3 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl Out = Digital Output
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- A/D Out = Analog / Digital Output
- Res pull down = Resistive pull down
- HiZ analog = High impedance analog



### 2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	<b>Drive Mode</b>	Reset State
P0[0]	48	GPIO [unused]			HiZ Analog Unb
P0[1]	49	GPIO [unused]			HiZ Analog Unb
P0[2]	50	GPIO [unused]			HiZ Analog Unb
P0[3]	51	GPIO [unused]			HiZ Analog Unb
P0[4]	53	GPIO [unused]			HiZ Analog Unb
P0[5]	54	GPIO [unused]			HiZ Analog Unb
P0[6]	55	GPIO [unused]			HiZ Analog Unb
P0[7]	56	GPIO [unused]			HiZ Analog Unb
P1[0]	11	Debug:SWD_IO	Reserved		
P1[1]	12	Debug:SWD_CK	Reserved		
P1[2]	13	GPIO [unused]			HiZ Analog Unb
P1[3]	14	Debug:SWV	Reserved		
P1[4]	15	GPIO [unused]			HiZ Analog Unb
P1[5]	16	GPIO [unused]			HiZ Analog Unb
P1[6]	18	SERVO_OUT	Dgtl Out	Strong drive	HiZ Analog Unb
P1[7]	19	GPIO [unused]			HiZ Analog Unb
P12[0]	38	SIO [unused]			HiZ Analog Unb
P12[1]	39	SIO [unused]			HiZ Analog Unb
P12[2]	46	SIO [unused]			HiZ Analog Unb
P12[3]	47	SIO [unused]			HiZ Analog Unb
P12[4]	3	SIO [unused]			HiZ Analog Unb
P12[5]	4	SIO [unused]			HiZ Analog Unb
P12[6]	20	Rx_1	Dgtl In	HiZ digital	HiZ Analog Unb
P12[7]	21	Tx_1	Dgtl Out	Strong drive	HiZ Analog Unb
P15[0]	27	GPIO [unused]			HiZ Analog Unb
P15[1]	28	GPIO [unused]			HiZ Analog Unb
P15[2]	40	GPIO [unused]			HiZ Analog Unb
P15[3]	41	GPIO [unused]			HiZ Analog Unb
P15[4]	60	TPS_0	A/D Out	Res pull down	HiZ Analog Unb
P15[5]	61	TPS_1	A/D Out	Res pull down	HiZ Analog Unb
P15[6]	22	USB IO [unused]			HiZ Analog Unb
P15[7]	23	USB IO [unused]			HiZ Analog Unb
P2[0]	62	APPS_0	A/D Out	Res pull down	HiZ Analog Unb
P2[1]	63	APPS_1	A/D Out	Res pull down	HiZ Analog Unb
P2[2]	64	BRAKE	Analog	HiZ analog	HiZ Analog Unb
P2[3]	65	GPIO [unused]			HiZ Analog Unb
P2[4]	66	GPIO [unused]			HiZ Analog Unb
P2[5]	68	GPIO [unused]			HiZ Analog Unb
P2[6]	1	GPIO [unused]			HiZ Analog Unb
P2[7]	2	GPIO [unused]			HiZ Analog Unb
P3[0]	29	GPIO [unused]			HiZ Analog Unb
P3[1]	30	GPIO [unused]			HiZ Analog Unb



Port	Pin	Name	Type	Drive Mode	Reset State
P3[2]	31	GPIO [unused]			HiZ Analog Unb
P3[3]	32	GPIO [unused]			HiZ Analog Unb
P3[4]	33	GPIO [unused]			HiZ Analog Unb
P3[5]	34	GPIO [unused]			HiZ Analog Unb
P3[6]	36	GPIO [unused]			HiZ Analog Unb
P3[7]	37	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 4 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl Out = Digital Output
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- A/D Out = Analog / Digital Output
- Res pull down = Resistive pull down
- HiZ analog = High impedance analog



8

#### 2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type	Reset State
APPS_0	P2[0]	A/D Out	HiZ Analog Unb
APPS_1	P2[1]	A/D Out	HiZ Analog Unb
BRAKE	P2[2]	Analog	HiZ Analog Unb
Debug:SWD_CK	P1[1]	Reserved	
Debug:SWD_IO	P1[0]	Reserved	
Debug:SWV	P1[3]	Reserved	
Rx_1	P12[6]	Dgtl In	HiZ Analog Unb
SERVO_OUT	P1[6]	Dgtl Out	HiZ Analog Unb
TPS_0	P15[4]	A/D Out	HiZ Analog Unb
TPS_1	P15[5]	A/D Out	HiZ Analog Unb
Tx_1	P12[7]	Dgtl Out	HiZ Analog Unb

Abbreviations used in Table 5 have the following meanings:

- A/D Out = Analog / Digital Output
- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the System Reference Guide
  - CyPins API routines
- Programming Application Interface section in the cy\_pins component datasheet



# **3 System Settings**

# 3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Enable Error Correcting Code (ECC)	False
Store Configuration Data in ECC Memory	True
Instruction Cache Enabled	True
Enable Fast IMO During Startup	True
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

### 3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD+SWV (serial wire debug and viewer)
Enable Device Protection	False
Embedded Trace (ETM)	False
Use Optional XRES	False

### 3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
Variable VDDA	False
VDDA (V)	5.0
VDDD (V)	5.0
VDDIO0 (V)	5.0
VDDIO1 (V)	5.0
VDDIO2 (V)	5.0
VDDIO3 (V)	5.0
Temperature Range	-40C -
	85/125C



### 4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
  - o 3 to 74.7 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
  - o 1 kHz, 33 kHz, and 100 kHz Internal Low Speed Oscillator (ILO) outputs
  - 12 to 80 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
  - 24 to 80 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
  - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
  - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- · Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



### 4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
BUS_CLK	DIGITAL	MASTER_CLK	? MHz	24 MHz	±1	True	True
PLL_OUT	DIGITAL	IMO	24 MHz	24 MHz	±1	True	True
MASTER_CLK	DIGITAL	PLL_OUT	? MHz	24 MHz	±1	True	True
IMO	DIGITAL		3 MHz	3 MHz	±1	True	True
ILO	DIGITAL		? MHz	1 kHz	-50,+100	True	True
USB_CLK	DIGITAL	IMO	48 MHz	? MHz	±0	False	False
XTAL	DIGITAL		24 MHz	? MHz	±0	False	False
XTAL 32kHz	DIGITAL		32.768	? MHz	±0	False	False
			kHz				
Digital Signal	DIGITAL		? MHz	? MHz	±0	False	False

### 4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
APPS_ADC BusClock	DIGITAL	BUS_CLK	? MHz	24 MHz	±1	True	True
TPS_ADC_B-usClock	DIGITAL	BUS_CLK	? MHz	24 MHz	±1	True	True
BRAKE_ADC Ext_CP_Clk	DIGITAL	MASTER_CLK	? MHz	24 MHz	±1	True	True
TPS_ADC_I- ntClock	DIGITAL	MASTER_CLK	1.6 MHz	1.6 MHz	±1	True	True
APPS_ADC IntClock	DIGITAL	MASTER_CLK	1.6 MHz	1.6 MHz	±1	True	True
pwm clock	DIGITAL	MASTER CLK	1 MHz	1 MHz	±1	True	True



Name	Domain	Source	Desired		Accuracy		Enabled
			Freq	Freq	(%)	at Reset	
UART_IntClock	DIGITAL	MASTER_CLK	921.6 kHz	923.077 kHz	±1	True	True
BRAKE_ADC theACLK	ANALOG	MASTER_CLK	460 kHz	461.538 kHz	±1	True	True
timer_clock	DIGITAL	MASTER_CLK	32 kHz	32 kHz	±1	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 5 Technical Reference Manual
- Clocking System chapter in the PSOC 5 Technical
   Clocking chapter in the System Reference Guide
   CyPLL API routines
   CyIMO API routines
   CyILO API routines
   CyMaster API routines
   CyXTAL API routines



### 5 Interrupts and DMAs

#### 5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Priority	Vector
APPS_ADC_IRQ	7	0
BRAKE_ADC_IRQ	7	29
TPS_ADC_IRQ	7	1

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 5 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
  - Cylnt API routines and related registers
- Datasheet for cy isr component

#### **5.2 DMAs**

This design contains the following DMA components: (0 is the highest priority)

Table 12. DMAs

Name	Priority	Channel Number
APPS_ADC_FinalBuf	2	0
APPS_ADC_TempBuf	2	1
TPS_ADC_FinalBuf	2	2
TPS ADC TempBuf	2	3

For more information on DMAs, please refer to:

- PHUB and DMAC chapter in the PSoC 5 Technical Reference Manual
- DMA chapter in the **System Reference Guide** 
  - o DMA API routines and related registers
- Datasheet for cy\_dma component



### **6 Flash Memory**

PSoC 5 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 13 lists the Flash protection settings for your design.

Table 13. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x3FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F Factory Upgrade
- R Field Upgrade
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the PSoC 5 Technical Reference Manual
- Flash and EEPROM chapter in the System Reference Guide
  - o CyWrite API routines
  - CyFlash API routines




### 7 Design Contents

This design's schematic content consists of the following schematic sheet:

### 7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <u>APPS\_ADC</u> (type: ADC\_SAR\_SEQ\_v2\_0)
- Instance <a href="mailto:BRAKE\_ADC">BRAKE\_ADC</a> (type: ADC\_DelSig\_v3\_20)
- Instance <u>SERVO\_PWM</u> (type: PWM\_v3\_30)
- Instance <u>Timer</u> (type: Timer\_v2\_70)
- Instance <u>TPS\_ADC</u> (type: ADC\_SAR\_SEQ\_v2\_0)
- Instance <u>UART</u> (type: UART\_v2\_50)



# **8 Components**

8.1 Component type: ADC\_DelSig [v3.20]

### 8.1.1 Instance BRAKE\_ADC

Description: Delta-Sigma ADC Instance type: ADC\_DelSig [v3.20]

Datasheet: online component datasheet for ADC\_DelSig

Table 14. Component Parameters for BRAKE\_ADC

Parameter Name	Value	Description
ADC_Alignment	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config2	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config3	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config4	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Charge_Pump_Clock	true	Low power charge pump clock selection
ADC_Clock	Internal	Parameter for selecting the ADC clock type.
ADC_Input_Mode	Single	Differential or Single ended input mode
ADC_Input_Range	Vssa to Vdda	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config2	0.0 to Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config3	0.0 to Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config4	0.0 to Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Power	Medium Power	Sets power level of ADC.
ADC_Reference	Internal Vdda/4	Selects voltage reference source and configuration.
ADC_Reference_Config2	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config3	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config4	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Resolution	14	ADC Resolution in bits
ADC_Resolution_Config2	16	ADC Resolution in bits
ADC_Resolution_Config3	16	ADC Resolution in bits
ADC_Resolution_Config4	16	ADC Resolution in bits



Parameter Name	Value	Description
Clock_Frequency	64000	Determines the ADC clock
		frequency.
Comment_Config1	Default Config	Parameter which holds the user
		comment for the config1.
Comment_Config2	Second Config	Parameter which holds the user
	71110	comment for the config2.
Comment_Config3	Third Config	Parameter which holds the user
Comment Config.	Farinth Cantin	comment for the config3.  Parameter which holds the user
Comment_Config4	Fourth Config	comment for the config4.
Config1 Name	CFG1	This parameter is used to create
3 = 1		constants in the header file for
		config 1.
Config2_Name	CFG2	This parameter is used to create
		constants in the header file for
		config 2.
Config3_Name	CFG3	This parameter is used to create
		constants in the header file for
0.5.4.11	2524	config 3.
Config4_Name	CFG4	This parameter is used to create
		constants in the header file for config 4.
Configs	4	Number of active configurations
Conversion Mode	2 - Continuous	ADC conversion mode
Conversion_Mode_Config2	2 - Continuous	ADC conversion mode
Conversion_Mode_Config3	2 - Continuous	ADC conversion mode
Conversion Mode Config4	2 - Continuous	ADC conversion mode
Enable_Vref_Vss	false	Determines whether or not to
Lilable_viel_vss	laise	connect ADC's reference Vssa
		to AGL[6].
EnableModulatorInput	false	When this parameter is
·		enabled, the modulator input
		terminal will be enabled on the
		symbol.
Input_Buffer_Gain	1	Gain of input amplifier
Input_Buffer_Gain_Config2	1	Gain of input amplifier
Input_Buffer_Gain_Config3	1	Gain of input amplifier
Input_Buffer_Gain_Config4	11	Gain of input amplifier
Input_Buffer_Mode	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config2	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config3	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config4	Rail to Rail	Buffer Mode type selection
Ref_Voltage	1.25	Set reference voltage
Ref_Voltage_Config2	1.024	Set reference voltage
Ref_Voltage_Config3	1.024	Set reference voltage
Ref_Voltage_Config4	1.024	Set reference voltage
rm_int	false	Removes internal interrupt (IRQ)
Sample_Rate	10000	Sample Rate in Hz
Sample_Rate_Config2	10000	Sample Rate in Hz
Sample_Rate_Config3	10000	Sample Rate in Hz
Sample_Rate_Config4	10000	Sample Rate in Hz
Start_of_Conversion	Software	Continuous conversions or
		hardware controlled



### 8.2.1 Instance APPS\_ADC

**Description: Sequencing Successive Approximation ADC** 

Instance type: ADC\_SAR\_SEQ [v2.0]

Datasheet: online component datasheet for ADC\_SAR\_SEQ

Table 15. Component Parameters for APPS\_ADC

Parameter Name	Value	Description
Adjust	Sample rate	Selects which parameter (Scan Rate or Clock Freq) will be adjustable by the user
ClockSource	Internal	Determines if the clock source will be internal to the component or supplied from a clock source outside the component
InputRange	Vssa to Vdda (Single Ended)	Sets the input range of ADC
NumChannels	2	Sets number of channels which will be scanned by the ADC
Reference	Internal Vref	Selects the reference voltage that is used for the SAR ADC
Resolution	12	Sets the resolution of the SAR ADC
rm_int	false	Removes internal interrupt (IRQ)
SampleMode	SoftwareTriggered	Selects if each scan must be triggered by the SOC terminal or continuously runs after the ADC has been enabled
SampleRate	99998	May be edited when "Adjust" is set to "Sample Rate". Otherwize is updated based on the clock frequency, number of channels, averaging and acquisition parameters.
VrefValue	2.5	Displays the reference voltage value that is used for the SAR ADC reference.

### 8.2.2 Instance TPS\_ADC

**Description: Sequencing Successive Approximation ADC** 

Instance type: ADC\_SAR\_SEQ [v2.0]

Datasheet: online component datasheet for ADC\_SAR\_SEQ

Table 16. Component Parameters for TPS\_ADC

Parameter Name	Value	Description
Adjust	Sample rate	Selects which parameter (Scan Rate or Clock Freq) will be adjustable by the user
ClockSource	Internal	Determines if the clock source will be internal to the component or supplied from a clock source outside the component



Parameter Name	Value	Description
InputRange	Vssa to Vdda (Single Ended)	Sets the input range of ADC
NumChannels	2	Sets number of channels which will be scanned by the ADC
Reference	Internal Vref	Selects the reference voltage that is used for the SAR ADC
Resolution	12	Sets the resolution of the SAR ADC
rm_int	false	Removes internal interrupt (IRQ)
SampleMode	SoftwareTriggered	Selects if each scan must be triggered by the SOC terminal or continuously runs after the ADC has been enabled
SampleRate	100000	May be edited when "Adjust" is set to "Sample Rate". Otherwize is updated based on the clock frequency, number of channels, averaging and acquisition parameters.
VrefValue	2.5	Displays the reference voltage value that is used for the SAR ADC reference.

8.3 Component type: PWM [v3.30]

### 8.3.1 Instance SERVO\_PWM

**Description: 8 or 16-bit Pulse Width Modulator** 

Instance type: PWM [v3.30]

Datasheet: online component datasheet for PWM

Table 17. Component Parameters for SERVO\_PWM

Parameter Name	Value	Description
CaptureMode	None	Defines the functionality of the capture Input. The parameter determines which signal on the capture input is required to capture the current count value to the FIFO.
CompareStatusEdgeSense	true	Enables edge sense detection on compare outputs for use in edge sensitive interrupts
CompareType1	Less	Sets the compare value comparison type setting for the compare 1 output
CompareType2	Less	Sets the compare value comparison type setting for the compare 2 output
CompareValue1	1000	Compares Output 1 to value
CompareValue2	128	Compares Output 2 to value
DeadBand	Disabled	Defines whether dead band outputs are desired or not.
DeadTime	1	Defines the number of required dead band clock cycles



Parameter Name	Value	Description
DitherOffset	0.00	Allows the user to implement dither to get more bits out of a 8 or 16 bit PWM.
EnableMode	Software Only	Specifies the method of enabling the PWM. This can be either hardware or software.
FixedFunction	true	Determines whether the fixed function counter timer is used or the UDB implementation is used.
InterruptOnCMP1	false	Enables the interrupt on compare1 true event
InterruptOnCMP2	false	Enables the interrupt on compare2 true event
InterruptOnKill	false	Enables the interrupt on a kill event
InterruptOnTC	false	Enables the interrupt on terminal count event
KillMode	Asynchronous	Parameter to select the kill mode for build time.
MinimumKillTime	1	Sets the minimum number of clock cycles that a kill must be active on the outputs when KillMode is set to Minimum Kill Time mode
Period	40999	Defines the PWM period value
PWMMode	One Output	Defines the overall mode of the PWM
Resolution	16	Defines the bit width of the PWM (8 or 16 bits)
RunMode	Continuous	Defines the run mode options to be either continuous or one shot
TriggerMode	None	Determines the mode of starting the PWM, i.e. triggering the PWM counter to start
UseInterrupt	true	Enables the placement and usage of the status register

# 8.4 Component type: Timer [v2.70]

### 8.4.1 Instance Timer

Description: 8, 16, 24 or 32-bit Timer

Instance type: Timer [v2.70]
Datasheet: online component datasheet for Timer

Table 18. Component Parameters for Timer

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.



Parameter Name	Value	Description
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time
CaptureCounterEnabled	false	the input "capture" is changed.  Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	None	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	true	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	65535	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer

# 8.5 Component type: UART [v2.50]



#### 8.5.1 Instance UART

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]

Datasheet: online component datasheet for UART

Table 19. Component Parameters for UART

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	115200	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default



Parameter Name	Value	Description
IntOnOverrunError	false	Enables the interrupt on overrun
		error event by default
IntOnParityError	false	Enables the interrupt on parity
		error event by default
IntOnStopError	false	Enables the interrupt on stop
N D / D"	-	error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.
·	-	Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over
Davit Tura	Nama	sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity
		type to be changed through -
		software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware
	None	address detection mode
RXBufferSize	4	The size of the RAM space
		allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter
		enables the TX clock generation on DataPath resource. When
		disabled, TX clock is generated
		from Clock 7.
TXBufferSize	4	The size of the RAM space
		allocated for the TX output
		buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3
		polling resources on the RX
		UART sampler.



### 9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
  - Software base types
  - Hardware register types
  - Compiler defines
  - Cypress API return codes
  - Interrupt types and macros
- Registers
  - o The full PSoC 5 register map is covered in the PSoC 5 Registers Technical Reference
  - o Register Access chapter in the System Reference Guide

    - § CY\_GET API routines § CY\_SET API routines
- System Functions chapter in the **System Reference Guide** 
  - General API routines
  - o CyDelay API routines
  - o CyVd Voltage Detect API routines
- Power Management
  - o Power Supply and Monitoring chapter in the PSoC 5 Technical Reference Manual
  - o Low Power Modes chapter in the PSoC 5 Technical Reference Manual
  - o Power Management chapter in the System Reference Guide
    - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
  - CyWdt API routines
- Cache Management
  - o Cache Controller chapter in the PSoC 5 Technical Reference Manual
  - o Cache chapter in the System Reference Guide
    - § CyFlushCache() API routine