

# **Avalon MM Master Interface Simulator Compiler User Guide**

Zsolt Bagoly

December 3, 2019

```

1 I. Input arguments:
2 - (1) *.av source to be compiled [by default: \"instruction.av\"]
3 - (2) Verilog definition subfolder path [by default that is in the root]
4 - Compiled file output: \"<source>.mem\" stored in the root directory.
5 - Verilog definition file output: \"avsim_define.v\" stored in the root directory.
6 II. Acceptable Operating Codes (case-insensitive):
7 - 1. nop: No operation for an Avalon cycle
8 - 2. read: Reads the data from the specific address
9 - 3. write: Writes the data to the specific address
10 - 4. wait: Waiting until the specified cycles defined by the data
11 - 5. load: Loading the timing parameters (see later)
12 III. Input Source Format:
13 - 1. Instruction: <opcode> <hexadecimal address> <hexadecimal data>
14 - 2. Comment: ; <any comments>
15 - 3. Operating code, address and data must be separated by non-alphanumeric character e.g.
    white space.
16 - 4. Comment section is not mandatory at the end, use the ';' key if needed.
17 - 5. It is valid to use single line comment without instruction
18 IV. Limits:
19 - 1. Each line (including the comment) is limited to 100 character.
20 - 2. 4 Byte address and data in hexadecimal format.
21 - 3. Maximum value of program counter: 999.
22 V. Timing settings: 1 Byte format with the usage of LOAD operating code.
23 - 1. data: <Hold><ReadLatency><WriteWait><ReadWait> (MSB —> LSB)
24 - 2. address: 0x000000<Setup> (MSB —> LSB)
25 - 3. Example: \"load 11 2233aa01 ; setting avalon timing parameters\"
26 => Setup: 0x11, ReadWait: 0x01, WriteWait: 0xaa, ReadLatency: 0x33, Hold: 0x22
27 VI. Input Source Format Error Handling:
28 - 1. The specific line of the compiled output will be commented out in case of any source
    error.
29 - 2. Compiler is able to distinguish the 3 different type of errors: opcode, address, data.
30 - There will be placed an 'X' key where the input error is occurred.
31 VII. Source Example:
32 ; Initialization
33 load 0 00020001 ; Timing parameters: ReadWait = 1, ReadLatency = 2
34 read 5 0 ; get module status
35
36 ; Setting the module I/O data
37 write 0 1235fe ; setting the dividend
38 write 1 a12 ; setting the divisor
39 write 2 1 ; starting the module
40 write 2 0
41 wait 0 5 ; waiting for completion
42 nop 0 0 ; wait one more cycle
43
44 ; Obtaining the results
45 read 3 0 ; get quotient
46 read 4 a12 ; get remainder
47
48 ; Integer Division Module Address Mapping
49 ; 0x00: 32-bit dividend (cpu write)
50 ; 0x01: 32-bit divisor (cpu write)
51 ; 0x02: start operation (cpu write)
52 ; 0x03: 32-bit quotient (cpu read)
53 ; 0x04: 32-bit remainder (cpu read)
54 ; 0x05: bit 0: 1-bit ready (cpu read)
55 ; 0x06: bit 0: 1-bit done_trg (cpu read/write)

```

# Avalon Memory-Mapped Slave Timing Parameters

<div> <div>Timing</div> <div> <div>Setup: 0</div> <div>Read wait: 0</div> <div>Write wait: 0</div> <div>Hold: 0</div> <div>Timing units: Cycles</div> </div> </div> <div> <div>Pipelined Transfers</div> <div> <div>Read latency: 0</div> <div>Maximum pending read transactions: 0</div> <div><input type="checkbox"/> Burst on burst boundaries only</div> <div><input type="checkbox"/> Linewrap bursts</div> </div> </div> <div> <div>Read Waveforms</div> </div> <div> <div>Write Waveforms</div> </div>	<div> <div>Timing</div> <div> <div>Setup: 1</div> <div>Read wait: 0</div> <div>Write wait: 0</div> <div>Hold: 0</div> <div>Timing units: Cycles</div> </div> </div> <div> <div>Pipelined Transfers</div> <div> <div>Read latency: 0</div> <div>Maximum pending read transactions: 0</div> <div><input type="checkbox"/> Burst on burst boundaries only</div> <div><input type="checkbox"/> Linewrap bursts</div> </div> </div> <div> <div>Read Waveforms</div> </div> <div> <div>Write Waveforms</div> </div>
<div> <div>Timing</div> <div> <div>Setup: 0</div> <div>Read wait: 1</div> <div>Write wait: 0</div> <div>Hold: 0</div> <div>Timing units: Cycles</div> </div> </div> <div> <div>Pipelined Transfers</div> <div> <div>Read latency: 0</div> <div>Maximum pending read transactions: 0</div> <div><input type="checkbox"/> Burst on burst boundaries only</div> <div><input type="checkbox"/> Linewrap bursts</div> </div> </div> <div> <div>Read Waveforms</div> </div> <div> <div>Write Waveforms</div> </div>	<div> <div>Timing</div> <div> <div>Setup: 0</div> <div>Read wait: 0</div> <div>Write wait: 1</div> <div>Hold: 0</div> <div>Timing units: Cycles</div> </div> </div> <div> <div>Pipelined Transfers</div> <div> <div>Read latency: 0</div> <div>Maximum pending read transactions: 0</div> <div><input type="checkbox"/> Burst on burst boundaries only</div> <div><input type="checkbox"/> Linewrap bursts</div> </div> </div> <div> <div>Read Waveforms</div> </div> <div> <div>Write Waveforms</div> </div>
<div> <div>Timing</div> <div> <div>Setup: 0</div> <div>Read wait: 0</div> <div>Write wait: 0</div> <div>Hold: 1</div> <div>Timing units: Cycles</div> </div> </div> <div> <div>Pipelined Transfers</div> <div> <div>Read latency: 0</div> <div>Maximum pending read transactions: 0</div> <div><input type="checkbox"/> Burst on burst boundaries only</div> <div><input type="checkbox"/> Linewrap bursts</div> </div> </div> <div> <div>Read Waveforms</div> </div> <div> <div>Write Waveforms</div> </div>	<div> <div>Timing</div> <div> <div>Setup: 0</div> <div>Read wait: 0</div> <div>Write wait: 0</div> <div>Hold: 0</div> <div>Timing units: Cycles</div> </div> </div> <div> <div>Pipelined Transfers</div> <div> <div>Read latency: 1</div> <div>Maximum pending read transactions: 0</div> <div><input type="checkbox"/> Burst on burst boundaries only</div> <div><input type="checkbox"/> Linewrap bursts</div> </div> </div> <div> <div>Read Waveforms</div> </div> <div> <div>Write Waveforms</div> </div>