

Cross-Architecture Programming for Accelerated Compute, Freedom of Choice for Hardware

# oneAPI, Vendor Neutral Programming Model for Heterogeneous Programming

Anoop Madhusoodhanan Prabha

Intel Architecture, Graphics & Software May 2021





## Agenda

What is oneAPI?

What is DPC++?

Intel Compilers

"Hello World" Example

Basic Concepts: buffer, accessor, queue, kernel, etc.

Synchronization

**Error Handling** 


**Device Selection** 

**Unified Shared Memory** 

DPC++ Compatibility Tool

## What is one API?

## oneAPI for Cross-Architecture Performance



Get functional quickly. Then analyze and tune.

What is DPC++?

#### Data Parallel C++

Standards-based, Cross-architecture Language

DPC++ = ISO C++ and Khronos SYCL and community extensions

#### Freedom of Choice: Future-Ready Programming Model


- Allows code reuse across hardware targets
- Permits custom tuning for a specific accelerator
- Open, cross-industry alternative to proprietary language

## DPC++ = ISO C++ and Khronos SYCL and community extensions

- Delivers C++ productivity benefits, using common, familiar C and C++ constructs
- Adds SYCL from the Khronos Group for data parallelism and heterogeneous programming

#### Community Project Drives Language Enhancements

- Provides extensions to simplify data parallel programming
- Continues evolution through open and cooperative development



## Intel<sup>®</sup> oneAPI DPC++/C++ Compiler

Parallel Programming Productivity & Performance

Compiler to deliver uncompromised parallel programming productivity and performance across CPUs and accelerators


- Allows code reuse across hardware targets, while permitting custom tuning for a specific accelerator
- Open, cross-industry alternative to single architecture proprietary language

Builds upon Intel's decades of experience in architecture and high-performance compilers

#### Code samples:

tinyurl.com/dpcpp-tests

tinyurl.com/oneapi-samples



## SYCL™ 2020 final specification

- Released Feb 9, 2021
  - khronos.org/news/press/khronos-releases-sycl-2020-final-specification
- 40+ new features
  - Unified Shared Memory (USM)
  - Parallel reductions
  - Work group and subgroup algorithms
  - Class template argument deduction (CTAD) and template deduction
  - Simplified use of Accessors with a built-in reduction operation
  - Expanded interoperability
- Data Parallel C++ already incorporates many SYCL 2020 features

## Intel® Compilers

Intel Compiler	Target	OpenMP Support	OpenMP Offload Support	Included in oneAPI Toolkit
Intel® C++ Compiler, ILO icc	CPU	Yes	No	HPC
Intel® oneAPI DPC++/C++ Compiler dpcpp	CPU, GPU, FPGA*	Yes	Yes	Base
Intel® oneAPI DPC++/C++ Compiler icx	CPU GPU*	Yes	Yes	Base
Intel® Fortran Compiler, ILO ifort	CPU	Yes	No	HPC
Intel® Fortran Compiler ifx	CPU, GPU*	Yes	Yes	HPC

Cross Compiler Binary Compatible and Linkable!

tinyurl.com/oneAPI-Base-download tinyurl.com/oneAPI-HPC-download

#### Codeplay Launched

### Data Parallel C++ Compiler for Nvidia GPUs

- Developers can retarget and reuse code between NVIDIA and Intel compute accelerators from a single source base
- Codeplay is the first oneAPI industry contributor to implement a developer tool based on oneAPI specifications
- They leveraged the DPC++ LLVM-based open source project that Intel established
- Codeplay is a key driver of the Khronos SYCL standard, upon which DPC++ is based
- More details in the <u>Codeplay blog post</u>
- Build DPC++ toolchain with support for NVIDIA CUDA: <u>tinyurl.com/dpcpp-cuda-be</u>


Other News

tinyurl.com/dpcpp-cuda-be-webinar

Codeplay Brings NVIDIA GPU Support to Industry-Standard Math Library

Intel Open Sources the oneAPI Math Kernel Library Interface

"Hello World" Example



## Anatomy of a DPC++ Application

```
#include <CL/sycl.hpp>
using namespace sycl;
int main() {
std::vector<float> A(1024), B(1024), C(1024);
// some data initialization
      buffer bufA {A}, bufB {B}, bufC {C};
      queue q;
      q.submit([&](handler &h) {
          auto A = bufA.get access(h, read only);
          auto B = bufB.get access(h, read only);
          auto C = bufC.get access(h, write only);
          h.parallel for(1024, [=](auto i){
              C[i] = A[i] + B[i];
          });
      });
for (int i = 0; i < 1024; i++)
       std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

**Host code** 

Accelerator device code

**Host code** 

## Anatomy of a DPC++ Application

```
#include <CL/sycl.hpp>
using namespace sycl;
int main() {
std::vector<float> A(1024), B(1024), C(1024);
// some data initialization
      buffer bufA {A}, bufB {B}, bufC {C};
      queue q;
      q.submit([&](handler &h) {
          auto A = bufA.get access(h, read only);
          auto B = bufB.get access(h, read only);
                                                                             scope
          auto C = bufC.get access(h, write only);
          h.parallel for(1024, [=](auto i){
              C[i] = A[i] + B[i];
                                                                       Device scope
          });
      });
for (int i = 0; i < 1024; i++)
       std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

**Application scope** 

**Command group** 

**Application scope** 

```
std::vector<float> A(1024), B(1024), C(1024);
       buffer bufA {A}, bufB {B}, bufC {C};
       queue q;
       q.submit([&](handler &h) {
           auto A = bufA.get access(h, read only);
                                                         host!
           auto B = bufB.get access(h, read only);
           auto C = bufC.get access(h, write only);
           h.parallel for(1024, [=](auto i){
               C[i] = A[i] + B[i];
           });
       });
 for (int i = 0; i < 1024; i++)
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

Buffers encapsulate data in a SYCL application

Across both devices and

```
std::vector<float> A(1024), B(1024), C(1024);

    A queue submits

       buffer bufA {A}, bufB {B}, bufC {C};
                                                              command groups to
       queue q;
                                                              be executed by the
       q.submit([&](handler &h) {
                                                              SYCL runtime
            auto A = bufA.get access(h, read only);
                                                             Queue is a
            auto B = bufB.get access(h, read only);
                                                              mechanism where
            auto C = bufC.get access(h, write only);
                                                             work is submitted to a
            h.parallel for(1024, [=](auto i){
                                                             device.
                C[i] = A[i] + B[i];
            });
       });
 for (int i = 0; i < 1024; i++)
         std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

```
std::vector<float> A(1024), B(1024), C(1024);
       buffer bufA {A}, bufB {B}, bufC {C};
       queue q;
       q.submit([&](handler &h) {
           auto A = bufA.get access(h, read only);
                                                          buffer data
           auto B = bufB.get access(h, read only);
           auto C = bufC.get access(h, write_only);
           h.parallel for(1024, [=](auto i){
               C[i] = A[i] + B[i];
           });
       });
 for (int i = 0; i < 1024; i++)
        std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```

- Accessors creation
- Mechanism to access
- Create data dependencies in the SYCL graph that order kernel executions

## Memory Model

• Buffers: <u>abstract view of memory</u> that can be local to the host or a device, and is accessible only via <u>accessors</u>.

• Images: a special type of buffer that has extra functionality specific to image processing.

• Unified Shared Memory: <u>pointer-based approach</u> for memory model that is familiar for C++ programmers

#### The Buffer Model

## Buffers: Encapsulate data in a SYCL application

Across both devices and host!

## Accessors: Mechanism to access buffer data

 Create data dependencies in the SYCL graph that order kernel executions

```
В
                                          Kernel 1
                                                         Kernel 3
                                             ↓A
                                          Kernel 2
int main() {
  auto R = range<1>{ num };
  buffer<int> A{ R }, B{ R };
  queue Q;
                                                 Kernel 4
  Q.submit([&](handler& h) {
    accessor out(A, h, write_only);
    h.parallel for(R, [=](auto idx) {
      out[idx] = idx[0]; }); });
 Q.submit([&](handler& h) {
             accessor out(A, h, write only);
    h.parallel_for(R, [=](auto idx) {
      out[idx] = idx[0]; \}); \});
```

```
std::vector<float> A(1024), B(1024), C(1024);

    Vector addition kernel

       buffer bufA {A}, bufB {B}, bufC {C};
                                                             enqueues a parallel_for
       queue q;
                                                             task.
       q.submit([&](handler &h) {
                                                             Pass a function
            auto A = bufA.get access(h, read only);
                                                             object/lambda to be
            auto B = bufB.get access(h, read only);
                                                             executed by each work-
                                                             item
            auto C = bufC.get access(h, write only);
            h.parallel for (1024, [=] (auto i) {
                C[i] = A[i] + B[i];
                                        range<1>{1024} id<1>
            });
        });
 for (int i = 0; i < 1024; i++)
         std::cout << "C[" << i << "] = " << C[i] << std::endl;</pre>
```


#### Basic Parallel Kernels

## The functionality of basic parallel kernels is exposed via range, id and item classes

- range class is used to describe the iteration space of parallel execution
- id class is used to index an individual instance of a kernel in a parallel execution
- item class represents an individual instance of a kernel function, exposes additional functions to query properties of the execution range


```
h.parallel_for(range<1>(1024), [=](item<1> item){
    auto idx = item.get_id();
    auto R = item.get_range();
    // CODE THAT RUNS ON DEVICE
});
```

## DPC++ Thread Hierarchy and Mapping




Work-item Sub-group Work-group ND-Range


## DPC++ Thread Hierarchy and Mapping




All work-items in a work-group are scheduled on one Compute Unit, which has its own local memory



All work-items in a **sub-group** are mapped to vector hardware




## Logical Memory Hierarchy



### ND-range Kernels

- Basic Parallel Kernels are easy way to parallelize a for-loop but does not allow performance optimization at hardware level.
- ND-range kernel is another way to express parallelism which enable low level performance tuning by providing access to local memory and mapping executions to compute units on hardware.
  - The entire iteration space is divided into smaller groups called work-groups, work-items within a work-group are scheduled on a single compute unit on hardware.
  - The grouping of kernel executions into work-groups will allow control of resource usage and load balance work distribution.



### ND-range Kernels

## The functionality of nd\_range kernels is exposed via nd\_range and nd item classes

```
h.parallel_for(nd_range<1>(range<1>(1024), range<1>(64)), [=](nd_item<1> item){
    auto idx = item.get_global_id();
    auto local_id = item.get_local_id();
    // CODE THAT RUNS ON DEVICE
});

    work-group size
```

nd\_range class represents a grouped execution range using global execution range and the local execution range of each work-group.

nd\_item class represents an individual instance of a kernel function and allows to query for work-group range and index.

## DPC++ Functions for Invoking Kernels

```
h.single task(
  [=](){
    // kernel function is executed EXACTLY once on a SINGLE work-item
});
h.parallel for(
  range<3>(1024,1024,1024), // using 3D in this example
  [=] (id<3> myID) {
    // kernel function is executed on an n-dimensional range (NDrange)
});
h.parallel for (
  nd range<3>({1024,1024,1024},{16,16,16}), // using 3D in this example
  [=] (nd item<3> myID) {
    // kernel function is executed on an n-dimensional range (NDrange)
});
h.parallel for work group (
  range<2>(1024,1024),
                           // using 2D in this example
  [=] (group<2> grp) {
    // kernel function is executed once per work-group
});
grp.parallel for work item (
  range < 1 > (1024),
                           // using 1D in this example
    // kernel function is executed once per work-item
  [=] (h item<1> myItem) {
});
```

Basic data parallel

Explicit ND-Range

Hierarchical parallelism

## Synchronization

### Synchronization

- Synchronization within kernel function
  - Barriers for synchronizing work items within a workgroup
  - No synchronization primitives across workgroups
- Synchronization between host and device
  - Call to wait() member function of device queue
  - Buffer destruction will synchronize the data with host memory
  - Host accessor constructor is a blocked call and returns only after all enqueued kernels operating on this buffer finishes execution
  - DAG construction from command group function objects enqueued into the device queue

#### Host Accessors

- An accessor which uses host buffer access target
- Created outside of command group scope
- The data that this gives access to will be available on the host
- Used to synchronize the data back to the host by constructing the host accessor objects

#### Host Accessor

```
int main() {
  constexpr int N = 100;
  auto R = range < 1 > (N);
  std::vector<double> v(N, 10);
  queue q;
 buffer buf(v);
  q.submit([&](handler& h) {
  accessor a (buf, h)
 h.parallel for(R, [=](auto i) {
    a[i] -= 2;
   });
  });
 host accessor b(buf, read only);
  for (int i = 0; i < N; i++)
    std::cout << b[i] << "\n";
  return 0;
```

- Buffer takes ownership of the data stored in vector.
- Creating host accessor is a blocking call and will only return after all enqueued DPC++ kernels that modify the same buffer in any queue completes execution and the data is available to the host via this host accessor.

#### Buffer Destruction

```
#include <CL/sycl.hpp>
constexpr int N=100;
using namespace cl::sycl;
void dpcpp code(std::vector<double> &v, queue &q) {
    auto R = range < 1 > (N);
    buffer buf(v);
    q.submit([&](handler& h) {
    accessor a(buf, h);
    h.parallel for(R, [=](auto i) {
        a[i] -= 2;
        });
    });
int main() {
    std::vector<double> v(N, 10);
    queue q;
    dpcpp code(v,q);
    for (int i = 0; i < N; i++)
        std::cout << v[i] << "\n";
    return 0:
```

 Buffer creation happens within a separate function scope.

When execution advances beyond this function scope, buffer destructor is invoked which relinquishes the ownership of data and copies back the data to the host memory.

## Error Handling

### Error Handling

#### DPC++ is based on C++

- Errors in C++ are handled through exceptions
- SYCL uses exceptions, not return codes!

#### Synchronous exceptions

- Detected immediately
- Use try...catch block

#### Asynchronous exceptions

- Detected later after an API call has returned
- E.g. faults inside a command group or a kernel
- Use error handler function

## Synchronous exceptions

- Thrown immediately when an API call fails
- failure to construct an object, e.g. can't create buffer
- Normal C++ exceptions

```
try {
  device_queue.reset(new queue(device_selector));
}
catch (exception const& e) {
  std::cout << "Caught a synchronous SYCL exception:" << e.what();
  return;
}</pre>
```

### Asynchronous exceptions

- Caused by a future failure
  - E.g. error occurring during execution of a kernel on a device
  - Host program has already moved on to new things!
- Programmer provides processing function, and says when to process

queue::wait \_and\_throw(), queue::throw\_asynchronous(), event::wait\_and\_throw()

# Device Selection

# Where is my "Hello World" code executed? Device Selector

Get a device (any device):	<pre>queue q (); // default_selector{}</pre>		
Create queue targeting a pre-configured classes of devices:	<pre>queue q(cpu_selector{}); queue q(gpu_selector{}); queue q(intel::fpga_selector{}); queue q(accelerator_selector{}); queue q(host_selector{});</pre>	′CL 1.2.1	
Create queue targeting specific device (custom criteria):	<pre>class custom_selector : public device_select   int operator()( // Any logic you want! queue q(custom_selector{});</pre>		


#### default\_selector

- DPC++ runtime scores all devices and picks one with highest compute power
- Environment variable

export SYCL\_DEVICE\_TYPE=GPU | CPU | HOST

export SYCL\_DEVICE\_FILTER={backend:device\_type:device\_num}

## DPC++ Device Selection



# Unified Shared Memory

#### Motivation

#### The SYCL 1.2.1 standard provides a Buffer memory abstraction

Powerful and elegantly expresses data dependences

#### However...


 Replacing all pointers and arrays with buffers in a C++ program can be a burden to programmers

#### USM provides a pointer-based alternative in DPC++

- Simplifies porting to an accelerator
- Gives programmers the desired level of control
- Complementary to buffers

# Developer View Of USM

 Developers can reference same memory object in host and device code with Unified Shared Memory



# DPC++ Unified Shared Memory

Unified Shared Memory provides both explicit and implicit models for managing memory.

Allocation Type	Description	Accessible on HOST	Accessible on DEVICE
device	Allocations in device memory (explicit)	NO	YES
host	Allocations in host memory (implicit)	YES	YES
shared	Allocations can migrate between host and device memory (implicit)	YES	YES

Automatic data accessibility and explicit data movement supported

## USM - Explicit Data Movement

```
queue q;
int hostArray[42];
int *deviceArray = (int*) malloc device(42 * sizeof(int), q);
for (int i = 0; i < 42; i++) hostArray[i] = 42;
// copy hostArray to deviceArray
q_memcpy(deviceArray, &hostArray[0], 42 * sizeof(int));
q.wait();
q.submit([&](handler& h){
  h.parallel for (42, [=] (auto ID) {
    deviceArray[ID]++;
} ) ;
} ) ;
q.wait();
// copy deviceArray back to hostArray
q_memcpy(&hostArray[0], deviceArray, 42 * sizeof(int));
q.wait();
free (deviceArray, q);
```

## USM - Implicit Data Movement

```
queue q;
int *hostArray = (int*) malloc host(42 * sizeof(int), q);
int *sharedArray = (int*) malloc shared(42 * sizeof(int), q);
for (int i = 0; i < 42; i++) hostArray[i] = 1234;
q.submit([&](handler& h){
  h.parallel for (42, [=] (auto ID) {
    // access sharedArray and hostArray on device
    sharedArray[ID] = hostArray[ID] + 1;
} ) ;
} ) ;
q.wait();
for (int i = 0; i < 42; i++) hostArray[i] = sharedArray[i];
free(sharedArray, q);
free(hostArray, q);
```

#### No accessors in USM


Dependences must be specified explicitly using events

- queue.wait()
- wait on event objects
- use the depends\_on method inside a command group

Explicit wait() used to ensure data dependency in maintained


wait() will block execution

on host



```
queue q;
int* data = malloc shared<int>(N, q);
for(int i=0;i<N;i++) data[i] = 10;</pre>
q.submit([&] (handler &h) {
    h.parallel for <class taskA> (range <1>(N), [=] (id <1> i) {
        data[i] += 2;
    });
}).wait();
g.submit([&] (handler &h) {
    h.parallel for <class taskB>(range <1>(N), [=] (id <1> i) {
        data[i] += 3;
    });
}).wait();
q.submit([&] (handler &h) {
    h.parallel for <class taskC>(range <1>(N), [=] (id <1> i) {
        data[i] += 5;
    });
}).wait();
for(int i=0;i<N;i++) std::cout << data[i] << " ";</pre>
free (data, q);
```


Use depends\_on() method to let command group handler know that specified event should be complete before specified task can execute. (SYCL2020)



```
queue q;
int* data = malloc shared<int>(N, q);
for(int i=0;i<N;i++) data[i] = 10;</pre>
auto e1 = q.submit([&] (handler &h){
    h.parallel for <class taskA> (range <1>(N), [=] (id <1> i) {
        data[i] += 2;
    });
});
auto e2 = q.submit([&] (handler &h){
   h.depends on(e1);
    h.parallel for<class taskB>(range<1>(N), [=](id<1> i){
        data i] += 3;
    });
});
// non-blocking; execution of host code is possible
q.submit([&] (handler &h) {
    h.depends on(e2);
    h.parallel for <class taskC> (range <1>(N), [=] (id <1> i) {
        data[i] += 5;
    });
}).wait();
for(int i=0;i<N;i++) std::cout << data[i] << " ";</pre>
free (data, q);
```


# Use in\_queue property for the queue (sycl2020)

Execution will not overlap even if the queues have no data dependency



```
queue q{property::queue::in order()};
int *data = malloc shared<int>(N, q);
for (int i=0; i< N; i++) data[i] = 10;
q.submit([&] (handler &h) {
    h.parallel for <class taskA> (range <1> (N), [=] (id <1> i) {
        data[i] += 2;
    });
});
// non-blocking; execution of host code is possible
q.submit([&] (handler &h) {
    h.parallel for <class taskB>(range <1>(N), [=] (id <1> i) {
        data[i] += 3;
    });
});
// non-blocking; execution of host code is possible
q.submit([&] (handler &h) {
    h.parallel for<class taskC>(range<1>(N), [=](id<1> i){
        data[i] += 5;
    });
}) wait();
for(int i=0;i<N;i++) std::cout << data[i] << " ";</pre>
free (data, q);
```

Use depends\_on() method to let command group handler know that specified events should be complete before specified task can execute




```
queue q;
int* data1 = malloc shared<int>(N, q);
int* data2 = malloc shared<int>(N, q);
for (int i=0; i<N; i++) {data1[i] = 10; data2[i] = 10;}
auto e1 = q.submit([&] (handler &h) {
    h.parallel for<class taskA>(range<1>(N), [=](id<1>i){
        data1[i] += 2;
    });
});
auto e2 = q.submit([&] (handler &h) {
    h.parallel for <class taskB>(range <1>(N), [=] (id <1> i) {
        data2[i] += 3;
    });
});
q.submit([&] (handler &h) {
   h.depends on({e1,e2});
    h.parallel for <class taskC>(range <1>(N), [=] (id <1> i) {
        data1[i] += data2[i];
    });
}) wait();
for(int i=0;i<N;i++) std::cout << data[i] << " ";</pre>
free (data1, q); free (data2, q);
```

#### SYCL\_PRINT\_EXECUTION\_GRAPH

tinyurl.com/dag-print

A more simplified way of specifying dependency as parameter of parallel\_for



```
queue q;
int* data1 = malloc shared<int>(N, q);
int* data2 = malloc shared<int>(N, q);
for (int i=0; i<N; i++) {data1[i] = 10; data2[i] = 10;}
auto e1 = q.parallel for <class taskA>(range<1>(N), [=](id<1>i){
 data1[i] += 2;
});
auto e2 = q.parallel for <class taskB>(range<1>(N), [=](id<1> i){
 data2[i] += 3;
});
q.parallel for <class taskC>(range<1>(N), {e1, e2}, [=](id<1> i){
 data1[i] += data2[i];
}).wait();
for(int i=0;i<N;i++) std::cout << data[i] << " ";</pre>
free (data1, q); free (data2, q);
```


Intel® DPC++ Compatibility Tool

# Intel® DPC++ Compatibility Tool Minimizes Code Migration Time

Assists developers migrating code written in CUDA to DPC++ once, generating **human readable** code wherever possible

~80-90% of code typically migrates automatically

Inline comments are provided to help developers finish porting the application



# Intel® DPC++ Compatibility Tool Migration of Large Code Bases

Prepare Intercept-Build

Create a compilation database file intercept-build make

Migrate dpct

2. <u>Migrate</u> your source to DPC++ dpct -p compile\_commands.json -in-root=\$PROJ\_DIR -out-root=dpcpp\_out \*.cu Review Verify & Manually Edit

3. <u>Verify the source</u> for correctness and <u>fix</u> not migrated parts

https://tinyurl.com/intel-dpcpp-compatibility-tool

# Migration example

```
Header files
                                                                   #include <CL/sycl.hpp>
#include <cuda.h>
                                                                   #include <dpct/dpct.hpp>
                                                                   #define VECTOR SIZE 4
#define VECTOR SIZE 4
                                                                   void VectorAddKernel (float *A, float *B, float *C, sycl::nd item<3> item ct1)
global void VectorAddKernel (float *A, float *B, float *C)
                                                                     A[item ct1.get local id(2)] = item ct1.get local id(2) + 1.0f;
  A[threadIdx.x] = threadIdx.x + 1.0f;
                                                     Kernel
                                                                     B[item_ct1.qet_local_id(2)] = item_ct1.qet_local_id(2) + 1.0f;
  B[threadIdx.x] = threadIdx.x + 1.0f;
                                                                     C[item ctl.get local id(2)] = A[item ctl.get local id(2)] + B[item ctl.get local id(2)];
 C[threadIdx.x] = A[threadIdx.x] + B[threadIdx.x];
int main()
                                                                    int main()
                                                                     dpct::device ext &dev ct1 = dpct::get current device();
                                                                     sycl::queue &q ct1 = dev ct1.default queue();
  float *d A, *d B, *d C;
                                                                     float *d A, *d B, *d C;
  cudaMalloc(&d A, VECTOR SIZE*sizeof(float));
                                                                     d A = sycl::malloc device<float>(VECTOR SIZE, q ct1);
  cudaMalloc(&d B, VECTOR SIZE*sizeof(float));
                                                   Mem alloc
                                                                     d B = sycl::malloc device<float>(VECTOR SIZE, q ct1);
  cudaMalloc(&d C, VECTOR SIZE*sizeof(float));
                                                                     d C = sycl::malloc device<float>(VECTOR SIZE, q ct1);
                                                                     g ct1.submit([&](sycl::handler &cgh) {
                                                                       cgh.parallel for(sycl::nd range(sycl::range(1, 1, VECTOR SIZE),
                                                   Kernel call
                                                                         sycl::range(1, 1, VECTOR SIZE)), [=](sycl::nd item<3> item ct1)
 VectorAddKernel<<<1, VECTOR SIZE>>> (d A, d B, d C);
                                                                         VectorAddKernel(d A, d B, d C, item ct1);
                                                                       });
                                                                      });
                                                    Mem copy
  float Result[VECTOR SIZE] = { };
                                                                     float Result[VECTOR SIZE] = { };
  cudaMemcpy(Result, d C, VECTOR SIZE*sizeof(float), cudaMemcpyDeviceToHost)
                                                                     q ct1.memcpy(Result, d C, VECTOR SIZE * sizeof(float)).wait();
  cudaFree(d A);
                                                                     sycl::free(d A, q ct1);
  cudaFree(d B);
                                                                     sycl::free(d B, q ct1);
                                                     Mem free
  cudaFree (d C);
                                                                     sycl::free(d C, q ct1);
```

## General Best Known Methods

- Migrate Incrementally
  - If you see *dpct* generate multiple errors when migrating a long list of CUDA source files in one run, do it one-by-one
- Start with a clean project "make clean" before running "intercept-build make"

# Demo

#### Demo

#### Pre-requisites on your own system:

- Get the latest oneAPI Base Toolkit:
   <a href="https://software.intel.com/content/www/us/en/develop/tools/oneapi/base-toolkit/download.html">https://software.intel.com/content/www/us/en/develop/tools/oneapi/base-toolkit/download.html</a>
- Set the environment, e.g. source /opt/intel/oneapi/setvars.sh

#### or use Intel DevCloud devcloud.intel.com

- git clone <a href="https://github.com/oneapi-src/oneAPI-samples.git">https://github.com/oneapi-src/oneAPI-samples.git</a>
- cd oneAPI-samples/Tools/Migration/
- dpct --help

#### vecAdd

- cd vector-add-dpct/src
- dpct --cuda-include-path=/home/u64609/include vector\_add.cu

NOTE: Could not auto-detect compilation database for file 'vector\_add.cu' in '/home/u64609/oneAPI-samples/Tools/Migration/vector-add-dpct/src' or any parent directory.

The directory "dpct\_output" is used as "out-root"

Processing: /home/u64609/oneAPI-samples/Tools/Migration/vector-add-dpct/src/vector\_add.cu /home/u64609/oneAPI-samples/Tools/Migration/vector-add-dpct/src/vector\_add.cu:32:14: warning: DPCT1003:0: Migrated API does not return error code. (\*, 0) is inserted. You may need to rewrite this code.

status = cudaMemcpy(Result, d\_C, VECTOR\_SIZE\*sizeof(float), cudaMemcpyDeviceToHost);

Processed 1 file(s) in -in-root folder "/home/u64609/oneAPI-samples/Tools/Migration/vector-add-dpct/src"

See Diagnostics Reference to resolve warnings and complete the migration: <a href="https://software.intel.com/content/www/us/en/develop/documentation/intel-dpcpp-compatibility-tool-user-guide/top/diagnostics-reference.html">https://software.intel.com/content/www/us/en/develop/documentation/intel-dpcpp-compatibility-tool-user-guide/top/diagnostics-reference.html</a>

File vector\_add.dp.cpp is generated in dpct\_output directory

#### vecAdd

dpct --cuda-include-path=/home/u64609/include --enable-ctad --out-root=test1 vector add.cu diff dpct\_output/vector\_add.dp.cpp test1/vector\_add.dp.cpp 32.33c32.33 cgh.parallel for(sycl::nd range<3>(sycl::range<3>(1, 1, VECTOR SIZE), sycl::range<3>(1, 1, VECTOR SIZE)), cgh.parallel for(sycl::nd range(sycl::range(1, 1, VECTOR SIZE), > sycl::range(1, 1, VECTOR SIZE)), dpct --cuda-include-path=/home/u64609/include --enable-ctad --out-root=test2 --keep-original-code vector add.cu /\* DPCT ORIG global void VectorAddKernel(float\* A, float\* B, float\* C)\*/ void VectorAddKernel(float \*A, float \*B, float \*C, sycl::nd item<3> item ct1) /\* DPCT ORIG A[threadIdx.x] = threadIdx.x + 1.0f;\*/ A[item ct1.get local id(2)] = item ct1.get local id(2) + 1.0f; B[threadIdx.x] = threadIdx.x + 1.0f;\*/ /\* DPCT ORIG B[item ct1.get local id(2)] = item ct1.get local id(2) + 1.0f; C[threadIdx.x] = A[threadIdx.x] + B[threadIdx.x];\*/ C[item ct1.get local id(2)] = A[item ct1.get local id(2)] + B[item ct1.get local id(2)]; } ... cudaMalloc(&d A, VECTOR SIZE\*sizeof(float));\*/ /\* DPCT ORIG d A = sycl::malloc device<float>(VECTOR SIZE, q ct1); cudaMalloc(&d B, VECTOR SIZE\*sizeof(float));\*/ /\* DPCT ORIG d B = sycl::malloc device<float>(VECTOR SIZE, q ct1); cudaMalloc(&d C, VECTOR SIZE\*sizeof(float));\*/ /\* DPCT ORIG d C = sycl::malloc device<float>(VECTOR SIZE, q ct1); VectorAddKernel<<<1, VECTOR SIZE>>>(d A, d B, d C);\*/ /\* DPCT ORIG q ct1.submit([&](sycl::handler &cgh) {

#### Rodinia NW

- cd ~/dpct\_demo/oneAPI-samples/Tools/Migration/rodinia-nw-dpct
- make clean
- 1. intercept-build make

clang.llvm.org/docs/JSONCompilationDatabase.html

2. dpct --cuda-include-path=/home/u64609/include -p compile\_commands.json --in-root=. --out-root=migration

warning: DPCT1003:0: Migrated API does not return error code. (\*, 0) is inserted. You may need to rewrite this code.

warning: DPCT1043:1: The version-related API is different in SYCL. An initial code was generated, but you need to adjust it.

warning: DPCT1009:2: SYCL uses exceptions to report errors and does not use the error codes. The original code was commented out and a warning string was inserted. You need to rewrite this code.

...

warning: DPCT1049:5: The workgroup size passed to the SYCL kernel may exceed the limit. To get the device limit, query info::device::max\_work\_group\_size. Adjust the workgroup size if needed.

## Rodinia NW

- cp Makefile migration/
- Replace the CUDA configurations in that new `Makefile` with the following for use with DPC++:

```
CXX = dpcpp
TARGET = needleman_wunsch_dpcpp
SRCS = src/needle.dp.cpp
DEPS = src/needle kernel.dp.cpp src/needle.h
```

Compilation out-of-box fails with an error similar to the following:

```
error: assigning to 'int' from incompatible type 'typename info::param_traits<info::device, (device)4143U>::return type' (aka 'basic string<char>')
```

Need to address warnings first

# Addressing Warnings in Migrated Code

warning: DPCT1003:0: Migrated API does not return error code. (\*, 0) is inserted. You may need to rewrite this code.

warning: DPCT1043:1: The version-related API is different in SYCL. An initial code was generated, but you need to adjust it.

warning: DPCT1009:2: SYCL uses exceptions to report errors and does not use the error codes. The original code was commented out and a warning string was inserted. You need to rewrite this code.

- remove unnecessary code processing error codes
- need to update the code with correct SYCL device API

needle.dp.cpp

```
int version = 0;
int err_code = 999;
/* ...dpct generated comments... */
err_code = (version = dpct::get_current_device().get_info<sycl::info::device::version>(), 0);
if (err_code != 0)
/* ...dpct generated comments... */
    printf("Error \\"%s\\" checking driver version: %s.\\n",
        "cudaGetErrorName not supported" /*cudaGetErrorName(err_code)*/,
        "cudaGetErrorString not supported" /*cudaGetErrorString(err_code)*/);
else
    printf("CUDA driver version: %d.%d\n", version/1000, version%1000/10);

std::string version = dpct::get_current_device().get_info<sycl::info::device::version>();
printf("SYCL device version: %s\n", version.c_str());
```

# Addressing Warnings in Migrated Code

#### Check warning DPCT1049:

Once migration is completed, compile DPC++ code and run via make commands:

- make
- make run
- ./needleman wunsch dpcpp 4096 16

```
WG size of kernel = 128
```

Start Needleman-Wunsch

Processing top-left matrix

Processing bottom-right matrix

## Useful Links

Open source projects

oneAPI Data Parallel C++ compiler: github.com/intel/llvm

Graphics Compute Runtime: github.com/intel/compute-runtime

Graphics Compiler: github.com/intel/intel-graphics-compiler

SYCL 2020: tinyurl.com/sycl2020-spec

DPC++ Extensions: <a href="mailto:tinyurl.com/dpcpp-ext">tinyurl.com/dpcpp-ext</a>

Environment Variables: <a href="mailto:tinyurl.com/dpcpp-env-vars">tinyurl.com/dpcpp-env-vars</a>

DPC++ book: <a href="mailto:tinyurl.com/dpcpp-book">tinyurl.com/dpcpp-book</a>


oneAPI training: <a href="mailto:colfax-intl.com/training/intel-oneapi-training">colfax-intl.com/training/intel-oneapi-training</a>

oneAPI Base Training Modules: <a href="mailto:devcloud.intel.com/oneapi/get\_started/baseTrainingModules/">devcloud.intel.com/oneapi/get\_started/baseTrainingModules/</a>

#### Code samples:

tinyurl.com/dpcpp-tests

tinyurl.com/oneapi-samples



# Backup

## DPC++ Function and Kernel


```
kernel.cpp
#include <CL/sycl.hpp>
using namespace sycl;
extern "C" void launch test kernel (float *A, float* B, float *C, int size)
       buffer bufA (A, range(size)), bufB (B, range(size)), bufC (C, range(size));
       queue q;
       std::cout << "Running on " << q.get device().get info<sycl::info::device::name>() << std::endl;
       q.submit([&](handler &h) {
           auto A = bufA.get access(h, read only);
           auto B = bufB.get access(h, read only);
           auto C = bufC.get access(h, write only);
           h.parallel for<class test kernel>(range(size), [=] (auto i) {
               C[i] = A[i] + B[i];
           });
       });
 for (int i = 0; i < size; i++)
        std::cout << "C[" << i << "] = " << C[i] << std::endl;
```

# Compilation and Linking

```
source /opt/intel/oneapi/setvars.sh
dpcpp -c kernel.cpp
dpcpp -fsycl-link kernel.cpp
ifort module.f90 kernel.o kernel-spir64.o -lsycl -lstdc++
```

```
$ ./a.out
Running on Intel(R) Graphics [0x3e92]
C[0] = 3
C[1] = 3
C[2] = 3
...
C[1022] = 3
C[1023] = 3
```

## Intel® DevCloud



## Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation. Learn more at intel.com or from the OEM or retailer.

Your costs and results may vary.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

**Optimization Notice:** Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804. <a href="https://software.intel.com/en-us/articles/optimization-notice">https://software.intel.com/en-us/articles/optimization-notice</a>

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. See backup for configuration details. For more complete information about performance and benchmark results, visit <a href="https://www.intel.com/benchmarks">www.intel.com/benchmarks</a>.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

#