


VECTORIZE OR PERFORMANCE DIES: TUNE FOR THE LATEST AVX SIMD

Kevin O'Leary, Intel Technical Consulting Engineer

Moore's Law Is Going Strong

Hardware performance continues to grow exponentially




"We think we can continue Moore's Law for at least another 10 years."

Intel Senior Fellow Mark Bohr, 2015

Changing Hardware Impacts Software

More cores → More Threads → Wider vectors



^{*}Product specification for launched and shipped products available on ark.intel.com. 1. Not launched or in planning.

High performance software must be both:

- Parallel (multi-thread, multi-process)
- Vectorized



'intel

XEON PHI

Intel Xeon Phi

processor &

coprocessor


Knights

Landing¹

60+

Vectorize & Thread or Performance Dies

Threaded + Vectorized can be much faster than either one alone



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information pot to http://www.intel.com/performance

Configurations for Binomial Options SP at the end of this presentation



INTEL® ADVISOR VECTORIZATION OPTIMIZATION AND THREAD PROTOTYPING

Software Must Vectorize & Thread or Performance Dies True today – More true tomorrow – Difference can be substantial!

Vectorization - Have you:

- Recompiled for AVX2 or AVX512 with little gain
- Wondered where to vectorize?
- Recoded intrinsics for new arch.?
- Struggled with compiler reports?



"Intel® Advisor's Vectorization Advisor fills a gap in code performance analysis. It can guide the informed user to better exploit the vector capabilities of modern processors and coprocessors."

Dr. Luigi Iapichino
Scientific Computing Expert
Leibniz Supercomputing Centre

Threading - Have you:

- Threaded an app, but seen little benefit?
- Hit a "scalability barrier"?
- Delayed release due to sync. errors?

"Intel® Advisor has allowed us to quickly prototype ideas for parallelism, saving developer time and effort"

Simon Hammond
Senior Technical Staff
Sandia National Laboratories



Here is What Will Be Covered

Overview

5 steps to Efficient Vectorization

Vectorization Efficiency

Background on Vectorization


New Features

Call to Action




Intel® Advisor helps you increase performance!

Recommended methodology



The Right Data At Your Fingertips


Get all the data you need for high impact vectorization



Get Fast Code Fast!




5 Steps to Efficient Vectorization - Vector Advisor




Part of Intel® Advisor, Intel® Parallel Studio XE 2016

Efficiently Vectorize your Code Intel Advisor – Vectorization Advisor




Summary View: Plan Your Next Steps



Vector Efficiency: All The Data In One Place My "performance thermometer"

Vtl	C-14 T:	T-4-I Time -	T	\\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Vectori	zed Loops		>>	Trip	Instruction Set Analysis		≫
Vector Issues	Self Time▼	Total Time	Туре	Why No Vectorization?	Vect	Efficiency	Gain	VL (Counts	Traits	Data T Nun	
₽ 1 Inefficient	5.281s 🗀	5.281s □	Vectorized (Bo		AVX	~55%	2.19x	4	25; 2	Inserts	Float64	3; 7
₽ 1 Ineffective	2.828s	2.828s	Vectorized (Bo		AVX	~91%	3.65x	4	25; 2		Float64	3



Look at Vector Issues and Traits to find out why

- All kinds of "memory manipulations"
- Usually an indication of "bad" access pattern



Spend your time in the most efficient place! A typical vectorized loop consists of...

Main vector body Fastest! Fastest among the three! ess Optional peel part Fast Used for the unaligned references in your loop. Uses Scalar or slower vector Remainder part Due to the number of iterations (trip count) not being divisible by vector length. Uses Scalar or slower vector. Larger vector register means more iterations in peel/remainder

- Make sure you Align your data! (and you tell the compiler it is aligned!)
- Make the number of iterations divisible by the vector length!



6 Factors That Impact Vectorization Efficiency

Loop-carried dependencies

```
DO I = 1, N

A(I+1) = A(I) + B(I)

ENDDO
```

Function calls

```
for (i = 1; i < nx; i++) {
  x = x0 + i * h;
  sumx = sumx + func(x, y, xp);
}</pre>
```

Pointer aliasing

```
void scale(int *a, int *b)
{
   for (int i = 0; i < 1000; i++)
        b[i] = z * a[i];
}</pre>
```

Unknown loop iteration count

```
struct _x { int d; int bound; };

void doit(int *a, struct _x *x)
{
  for(int i = 0; i < x->bound; i++)
    a[i] = 0;
}
```

Indirect memory access

```
for (i=0; i<N; i++)
A[B[i]] = C[i]*D[i]
```

Outer loops

```
for(i = 0; i <= MAX; i++) {
  for(j = 0; j <= MAX; j++) {
    D[i][j] += 1;
  }
}</pre>
```

<u>many</u>



Data Dependencies – Tough Problem #1

Is it safe to force the compiler to vectorize?

Data dependencies

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

Enable vectorization

Potential performance gain: Information not available until Beta Update release Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the restrict keyword or a directive.

ICL/ICC/ICPC Directive	IFORT Directive	Outcome
#pragma simd or #pragma omp simd	!DIR\$ SIMD or !\$OMP SIMD	Ignores all dependencies in the loop
#pragma ivdep	!DIR\$ IVDEP	Ignores only vector dependencies (which is safest)


Read More:

- <u>User and Reference Guide for the Intel C++ Compiler 15.0</u> > Compiler Reference > Pragmas > Intel-specific Pragma Reference >
 - ivdep
 - omp simd




Check if It Is It Safe to Vectorize

Loop-Carried Dependencies Analysis Verifies Correctness



Improve Vectorization


Memory Access Pattern Analysis





Run Memory Access Patterns analysis, just to check how memory is used in the loop and the called function

Get specific advice for Improving Vectorization



New Features in Intel® Advisor

Next generation Intel® Xeon Phi™ processor (code named Knights Landing)

Explore non-executed code paths

 Generate multiple code paths for instructions that your machine does not even support (for example AVX-512)

Batch mode workflow

Filter by thread

Loop Analytics

Gather instruction profiling



Vectorization Advisor runs on and optimizes for Intel® Xeon Phi™ architecture

Intel® Xeon Phi Instruction Set Analysis Vectorized Loops Vector Issues Vector ISA Efficiency Gain Esti... VL (V... Traits Data Types Vector ... Instruction Sets =<mark>⊍</mark> [loop ■ 3 Possible i... 35.226s 5.4% Vectorized+Threaded (Body; Peeled; Re... AVX512 Float32; ... 256/512 AVX; AVX2; AVX5___cK_512; ... Masked L Divisions: FMA: Gathers 2 Possible in... 26.025s Vectorized (Body)+Threaded (OpenMP) AVX512 Divisions; Gathers; FMA Float32; ... 256/512 AVX: AVX512ER_512; AVX512F... Vectorized (Peeled)+Threaded (OpenMP) AVX512 Divisions: Gathers: FMA Float32: ... 256/512 AVX2: AVX512ER_512: AVX512... Masked Lo □
② 1 High vecto... 3.324s Divisions: Gathers: FMA Float32: ... 256/512 AVX2: AVX512ER_512: AVX512... Masked Lc Vectorized (Remainder)+Threaded (Open... AVX512 34.599s Vectorized (Body; Remainder) Divisions; FMA; Square Roots Float32; ... 256/51... AVX2; AVX512ER_512; AVX512... Masked Lo □
 ② 1 Possible in... 33.849s AVX512 Divisions: FMA: Gathers Float32: ... 256/512 AVX: AVX2: AVX512ER_512: AV... Masked Lc Vectorized (Body; Peeled; Remainder) 11.48x 16:8 19.839s Vectorized (Body; Remainder) AVX512 Efficiency (72%), Speed-up (11.5x), ource | Top Down | Loop Assembly | Recommendations | Compiler Diagnostic Details Vector Length (16) Inefficient memory access patterns may result in significant vector code execution slowdown or block automatic vectorization by the compiler. Improve performance by investigating. Confidence: Need More Data Recommendation: Confirm inefficient memory access patterns There is no confirmation inefficient memory access patterns are present. To confirm: Run a Memory Access Patterns analysis Performance optimization problem and ssue: Ineffective peeled/remainder loop(s) present All or some source loop iterations are not executing in the loop body. Improve performance by moving source loop iterations from peeled/remainder loops to the loop body. advice how to fix it Recommendation: Collect trip counts data The Survey Report lacks trip counts data that might generate more precise recommendations. To fix: Run a Trip Counts analysis. Recommendation: Align data Recommendation: Add data padding Program metrics The trip count is not a multiple of vector length. To fix: Do one of the following: Elapsed Time: 142.79s . Increase the size of objects and add iterations so the trip count is a multiple of vector length . Increase the size of static and automatic objects, and use a compiler option to add data padding. Vector Instruction Set: AVX. AVX2. AVX512. SSE. SSE2 Number of CPU Threads: 4 Linux* OS Loop metrics Total CPU time 454.08s 100.0% Time in 88 vectorized loops 41.86s 9.2%

AVX-512 ERI – specific to

Start Tuning for AVX-512 without AVX-512 hardware

Intel® Advisor - Vectorization Advisor

Use –axCOMMON-AVX512 –xAVX compiler flags to generate both code-paths


- AVX(2) code path (executed on Haswell and earlier processors)
- AVX-512 code path for newer hardware

Compare AVX and AVX-512 code with Intel Advisor

1		CHIT	I T	Vectorized	Loops			≪	Instruction Set Analysis	«	Advanced		
Loops	•	Self Time	Loop Type	Vect ▲	Efficiency	Gain	ain VL (Compiler Es		Traits	Data T	Vector W	Instruction Sets	Vectorization De
─ [loop in s352_ at loopstl.cpp:5939]		0,641s1	Vectorized (Body)	AVX2	~54%	2,15x	4	2,15x	FMA; Inserts	Float32	128	AVX; FMA	
□ [loop in s352_ at loopstl.cpp:5939]		n/a	Remainder [Not Executed]				4		FMA	_		/ ·	
☑ [loop in s352_ at loopstl.cpp:5939]		0,641s I	Vectorized (Body)	AVX2			4	2,15x	Inserts; FMA	Ins	erts	(AVX2)	VS.
되다 [loop in s352_ at loopstl.cpp:5939]		n/a	Vectorized (Body) [Not Executed]	AVX512			16	3,20x	Gathers; FMA				
□ [loop in s352_ at loopstl.cpp:5939]		n/a	Vectorized (Remainder) [Not Executed]	AVX512			16	2,70x	Gathers; FMA	Gat	thers	s (AVX-	512)
☐ [loop in s125A\$omp\$parallel_for@		0,496s I	Vectorized Versions	AVX2	~100%	13,54x	8	<13,54x	FMA; NT-stores			(/ (/ / (J /
ョ⑤ [loop in s125A\$omp\$parallel_for		n/a	Peeled [Not Executed]				8		FMA				
되다 [loop in s125A\$omp\$parallel_for		n/a	Remainder [Not Executed]				8		FMA ST	peec	du-l	estima	te:
☑ [loop in s125A\$omp\$parallel_for		0,465s I	Vectorized (Body)	AVX2			8	13,54x	A. 1				
্রত [loop in s125 .Z\$omp\$paṛallel for		n/a	Vectorized (Peeled) [Not Executed]	AVX512			16	6,77x	FMA	3.5x	(AV)	(2) vs.	
되다 [loop in s125Z\$omp\$parallel_for		n/a	Vectorized (Body) [Not Executed]	AVX512			32	30,61x	MT		•		
ョ다 [loop in s125Z\$omp\$parallel_for		n/a	Vectorized (Remainder) [Not Executed]	AVX512			16	9,78x	FMA 3().6x	(AV)	(-512)	

Batch Mode Workflow Saves Time

Intel® Advisor - Vectorization Advisor




Run several analyses in batch as a single run

Contains pre-selected criteria for advanced analyses


Loop Analytics

Get detailed information about your loops





Am I memory bound or VPU/CPU bound?



The types of instructions in your loop will be an indicator of whether your are memory bound or compute bound.




Irregular access patterns decreases performance!

Gather profiling

Run Memory Access Pattern Analysis





Gather/Scatter analysis is very important for AVX512

AVX512 Gather/Scatter in wider use than on previous instruction sets

- Many more applications can now be vectorized
- Gives good average performance but far from optimal
- Much greater need for Gather/Scatter profiling
- With Intel® Advisor you get both dynamic and static gather/scatter information

Memory Analysis Is Critical

Determine Possible Bandwidth or Latency Issues

Footprint	Small enough	Big enough						
Гоосринс	Jillatt ellough	big enough	Source		Stride	Operand Type	Operand Size	Aggregated footprint
Access Pattern			m=1; m<=half; m++) { - fCppMod(i + lbv[3*m], Xmax); = fCppMod(j + lbv[3*m+1], Ymax); = fCppMod(k + lbv[3*m+2], Zmax);	(☑ (0) ☑ (0) ๋	int int int int	32 32;64 32 32	48 88B 88B 88B
Unit Stride	Effective SIMD No Latency and BW	Effective SIMD Bandwidth bottleneck	= (nextx * Ymax + nexty) * Zmax + nextz; lbsitelength + l*lbsy.nq + n + half], lbf[i	lnext*lbsiteler	2 (0) ≥ (1) <mark>44</mark> (-4	float64;int	32;64	9MB
	bottlenecks		lbsitelength + 1*lbsy.ng + m + 1], lbf[il*l	bsitelength + 1				
Const stride	Medium SIMD Latency bottleneck possible	Medium SIMD Latency and Bandwidth bottleneck possible						
Irregular	Bad SIMD	Bad SIMD		>	C		·	
Access,	Latency bottleneck	Latency bottleneck						
Gather/Scatter	possible	,	Assembly #3	Physical Stride	Operand Info	Addr	ess range	Memory acces
		f298 1254 add r14d,	r12d					
			qword ptr [r9+rsi*8]	3 -43775, 118377.			8 - 0x27e6cf20	9MB
		12d5 1256 mov gword	mO, qword ptr [r8+rbx*8] ptr [r8+rbx*8], r12 dword ptr [r1p+0x1565bc]	☑1 ☑1 ☑0	float64*1 int*1 int*1	0x2756109	8 - 0x275610d0 8 - 0x275610d0 c - 0x18589c	64B 64B 4B

Detect possible latency or bandwidth issues

Enhanced Memory Analysis

Address	Line		Physical Stride	Operand Info	Vector Length	Operand Size (bits)	Address range	Memory access fo
0x14002eabd		,						
0x14002eac1		٦						
0x14002eac7		,						
0x14002eacb		1						
0x14002ead0		1						
0x14002ead0		٠,	₩ 2	float32*8	8	256	0x23a2d960 - 0x23a	288B
0x14002ead6		٠,	₩ 2	float32*8	8	256	0x23a2d980 - 0x23a	288B
0x14002eadd		٠,						
0x14002eae1		,						
0x14002eae5		,	₩,	float32*8;int	8	32	0x87af10 - 0x87b038	300B
0x14002eaec		,						
0x14002eaf0		,						· Gather (irregul
0x14002eaf4		,	₩,	float32*8;int	8	32	0x87af28 - 0x87	_
0x14002eafb		,	 ₩ 2	float32*8	8	256	0x8/9t/0 - 0x8/	and Size (bits): 32
0x14002eb01		٠,	₩ 2	float32*8	8	256	0x879f90 - 0x87 Opera	and Type: float32,int32
		- 11						

Is your memory range small enough to fit in cache?

Vector Length: 8

Memory access footprint: 300B

Gather details

Mask is constant

Mask: [11111111]

Active elements in the mask: 100.0%


Mask Utilization and FLOPS profiler

- Long-waiting in HPC: accurate HW independent FLOPs measurement tool
- Not just count FLOPs. Has following additions:
 - (AVX-512 only) Mask-aware. Masked-Memory/Unmasked-Compute pattern aware
 - Unique capability to correlate FLOPs with performance data (obtained without instrumentation). Gives FLOPs/s.
- Lightweight instrumentation, PIN-based, benefits from "threadchecker tools" and more generally Advisor framework integration.

Why is Mask Utilization important?

3 elements suppressed

Not utilizing full vectors!!



0 1 0 1 1 0 1 1








Fully utilized!

```
for(i = 0; i <= MAX; i++)
c[i] = a[i] + b[i];
```






condfil

FLOPs and Mask Utilization Profiler

set ADVIXE_EXPERIMENTAL=FLOPS

advixe-cl.exe --collect survey advixe-cl.exe --collect trip counts





FLOPs, Masks	, Trip Counts				
Median	GFLOPs/s ▼	Arithmetic Intensity	Mask Utiliz	GBytes/s	GFLOP
19	2,456	0.125		19.6498	3.94488
4; 3	2,351	0.125	63,29%	18.8111	0.36693
19	2,136	0.0795455		26.8513	2.50206
19	1,910	0.0681818		28.011	1.07231
3	1,774	0.0833333		21.2898	0.11287
4	1,192 🗀	0.0666667		17.8726	0.1505
19	0,911	0.0681818		13.3635	0.0285

Call to Action

Modernize your Code

- To get the most out of your hardware, you need to modernize your code with vectorization and threading.
- Taking a methodical approach such as the one outlined in this presentation, and taking advantage of the powerful tools in Intel® Parallel Studio XE, can make the modernization task dramatically easier.
- Send e-mail to <u>vector_advisor@intel.com</u> to get the latest information on some exciting new capabilities that are currently under development.

Resources

Intel® Advisor Links

- Vectorization Guide
 - http://bit.ly/autovectorize-guide
- Explicit Vector Programming in Fortran
 - http://bit.ly/explicitvector-fortran
- Optimization Reports
 - http://bit.ly/optimizereports
- Beta Registration & Download
 - http://bit.ly/PSXE2017-Beta

Code Modernization Links

- Modern Code Developer Community
 - software.intel.com/modern-code
- Intel Code Modernization Enablement Program
 - software.intel.com/code-modernization-enablement
- Intel Parallel Computing Centers
 - software.intel.com/ipcc
- Technical Webinar Series Registration
 - http://bit.ly/spring16-tech-webinars
- Intel Parallel Universe Magazine
 - software.intel.com/intel-parallel-universe-magazine



Additional Resources

For Intel® Xeon Phi™ coprocessors, but also applicable:

- https://software.intel.com/en-us/articles/vectorization-essential
- https://software.intel.com/en-us/articles/fortran-array-data-and-arguments-and-vectorization

Intel® Parallel Studio XE Composer Edition User and Reference Guides:

- https://software.intel.com/en-us/intel-cplusplus-compiler-16.0-user-and-reference-guide-pdf
- https://software.intel.com/en-us/intel-fortran-compiler-16.0-user-and-reference-guide-pdf

Compiler User Forums

http://software.intel.com/forums



Configurations for Binomial Options SP



Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

Performance measured in Intel Labs by Intel employees

Platform Hardware and Software Configuration

	Unscaled Core			L1					Memory		H/W						
Platform	Frequenc			Data	L11	L2 Cache	L3 Cache	Memory		Memory Access	Prefetchers Enabled		Turbo	C States		Operating System	Compiler Version
Intel® Xeon™	У	JUCKEL	JUCKELS	Cacrie	Cacife	Cacife	Cacrie	Memory	у	Access	Lilabled	Lilabieu	Lilabieu	Disable		3.11.10-	icc version
5472 Processor	3.0 GHZ	4	2	32K	32K	12 MB	None	32 GB	800 MHZ	UMA	Υ	N	N	d	20	301.fc20	14.0.1
Intel® Xeon™									1333					Disable	Fedora	3.11.10-	icc version
X5570 Processor	2.93 GHZ	4	2	32K	32K	256K	8 MB	48 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Intel® Xeon™									1333					Disable	Fedora	3.11.10-	icc version
X5680 Processor	3.33 GHZ	6	2	32K	32K	256K	12 MB	48 MB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Intel® Xeon™ E5									1600					Disable	Fedora	3.11.10-	icc version
2690 Processor	2.9 GHZ	8	2	32K	32K	256K	20 MB	64 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Intel® Xeon™ E5																	
2697v2									1867					Disable	Fedora	3.11.10-	icc version
Processor	2.7 GHZ	12	2	32K	32K	256K	30 MB	64 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Codename									2133					Disable	Fedora	3.13.5-	icc version
Haswell	2.2 GHz	14	2	32K	32K	256K	35 MB	64 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	202.fc20	14.0.1

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2016, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

