

□ Cursor Position Registers

☐ Graphics Compatible

☐ Character Format: 5x7, 7x9, ...

Programmable Vertical Data Positioning

☐ Balanced Beam Current Interlace (CRT 5037)

CRT 5027 CRT 5037 CRT 5057 **MPC FAMILY** 

☐ High Speed Operation☐ COPLAMOS\* N-Channel Silicon

☐ Compatible with CRT 8002 VDACTM

Gate Technology

☐ Compatible with CRT 7004

# **CRT Video Timer and Controller VTAC®**

FEATURES	PIN CONFIGURATION
☐ Fully Programmable Display Format Characters per data row (1-200) Data rows per frame (1-64) Raster scans per data row (1-16)	A2 0 1 40   A1 A3 0 2 39   A6 CS 0 3 38   H6 B3 0 4 37   H1
☐ Programmable Monitor Sync Format Raster Scans/Frame (256-1023) "Front Porch" Sync Width "Back Porch" Interlace/Non-Interlace Vertical Blanking	R2
<ul> <li>□ Lock Line Input (CRT 5057)</li> <li>□ Direct Outputs to CRT Monitor</li> <li>Horizontal Sync</li> <li>Vertical Sync</li> <li>Composite Sync (CRT 5027, CRT 5037)</li> <li>Blanking</li> <li>Cursor coincidence</li> <li>□ Programmed via:</li> <li>Processor data bus</li> </ul>	DCC [ 12
External PROM Mask Option ROM  Standard or Non-Standard CRT Monitor Compatible Refresh Rate: 60Hz, 50Hz, Scrolling Single Line Multi-Line	□ Split-Screen Applications Horizontal Vertical □ Interlace or Non-Interlace operation □ TTL Compatibility □ BUS Oriented

#### **GENERAL DESCRIPTION**

The CRT Video Timer and Controller Chip (VTAC)\* is a user programmable 40-pin COPLAMOS® n channel MOS/LSI device containing the logic functions required to generate all the timing signals for the presentation and formatting of interlaced and non-interlaced video data on a standard or non-standard CRT monitor.

With the exception of the dot counter, which may be clocked at a video frequency above 25 MHz and therefore not recommended for MOS implementation, all frame formatting, such as horizontal, vertical, and composite sync, characters per data row, data rows per frame, and raster scans per data row and per frame are totally user programmable. The data row counter has been designed to facilitate scrolling.

 $Programming is \ effected \ by \ loading \ seven \ 8 \ \overline{bit} \ control \ registers \ directly \ off \ an \ 8 \ bit \ bid \ irectional \ data \ bus. \ Four \ registers \ directly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ irectly \ off \ an \ 8 \ bit \ bid \ off \ an \ 8 \ bid \ off \ an \ an \ off \ off \ an \ off \ off \ an \ off \ an \$ address lines and a chip select line provide complete microprocessor compatibility for program controlled set up. The device can be "self loaded" via an external PROM tied on the data bus as described in the OPERATION section. Formatting can also be programmed by a single mask option.

In addition to the seven control registers two additional registers are provided to store the cursor character and data row addresses for generation of the cursor video signal. The contents of these two registers can also be read out onto the


Three versions of the VTAC® are available. The CRT 5027 provides non-interlaced operation with an even or odd number of scan lines per data row, or interlaced operation with an even number of scan lines per data row. The CRT 5037 may be programmed for an odd or even number of scan lines per data row in both interlaced and non-interlaced modes. Programming the CRT 5037 for an odd number of scan lines per data row eliminates character distortion caused by the uneven beam current normally associated with odd field/even field interlacing of alphanumeric displays.

The CRT 5057 provides the ability to lock a CRT's vertical refresh rate, as controlled by the VTAC's® vertical sync

pulse, to the 50 Hz or 60 Hz line frequency thereby eliminating the so called "swim" phenomenon. This is particularly well suited for European system requirements. The line frequency waveform, processed to conform to the VTAC's® specified logic levels, is applied to the line lock input. The VTAC® will inhibit generation of vertical sync until a zero to one transition on this input is detected. The vertical sync pulse is then initiated within one scan line after this transition rises above the logic threshold of the VTAC.®

To provide the pin required for the line lock input, the composite sync output is not provided in the CRT 5057.

			•	on of Pin Functions		
Pin No.	Symbol		Input/ Output	Function		
25-18	DBØ-7	Data Bus	I/O	Data bus. Input bus for control words from microprocessor or PROM. Bidirectional bus for cursor address.		
3	CS	Chip Select	1	Signals chip that it is being addressed		
39, 40,1, 2	AØ-3	Register Address	I	Register address bits for selecting one of seven control registers or either of the cursor address registers		
9	DS	Data Strobe	1	Strobes DBØ-7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus		
12	DCC	DOT Counter Carry	1	Carry from off chip dot counter establishing basic character clock rate. Character clock.		
38-32	HØ-6	Character Counter Outputs	0	Character counter outputs.		
7, 5, 4	R1-3	Scan Counter Outputs	0	Three most significant bits of the Scan Counter; row select inputs to character generator.		
31	H7/DR5	H7/DR5	0	Pin definition is user programmable. Output is MSB of Character Counter if horizontal line count (REG. Ø) is ≥128; otherwise output is MSB of Data Row Counter.		
8	RØ	Scan Counter LSB	0	Least significant bit of the scan counter. In the inter- laced mode with an even number of scans per data row, RØ will toggle at the field rate; for an odd number of scans per data row in the interlaced mode, RØ will toggle at the data row rate.		
26-30	DRØ-4	Data Row Counter Outputs	0	Data Row counter outputs.		
17	BL	Blank	0	Defines non active portion of horizontal and vertical scans.		
15	HSYN	Horizontal Sync	0	Initiates horizontal retrace.		
11	VSYN	Vertical Sync	0	Initiates vertical retrace.		
10	CSYN/ LLI	Composite Sync Output/ Line Lock Input	′ O/I	Composite sync is provided on the CRT 5027 and CRT 5037. This output is active in non-interlaced mode only. Provides a true RS-170 composite sync wave form. For the CRT 5057, this pin is the Line Lock Input. The line frequency waveform, processed to conform to the VTAC's® specified logic levels, is applied to this pi		
16	CRV	Cursor Video	0	Defines cursor location in data field.		
14	Vcc	Power Supply	PS	+5 volt Power Supply		
13	VDD	Power Supply	PS	+12 volt Power Supply		
	~~~	LINE COLINT SELVE CHARROW REGISTER REGISTER  DOMPARATOR COMPARATOR COM	AY SYNC WIDTH REGISTER	DATA BUS DB 9-7 25-18  CURSOR HADDRESS REGISTER		



## Operation

The design philosophy employed was to allow the device to interface effectively with either a microprocessor based or hardwire logic system. The device is programmed by the user in one of two ways; via the processor data bus as part of the system initialization routine, or during power up via a PROM tied on the data bus and addressed directly by the Row Select outputs of the chip. (See figure 4). Seven 8 bit words are required to fully program the chip. Bit assignments for these words are shown in Table 1. The information contained in these seven words consists of the following:

Horizontal Formatting:

Characters/Data Row A 3 bit code providing 8 mask programmable character lengths from 20 to 132.

The standard device will be masked for the following character lengths; 20, 32,

40, 64, 72, 80, 96, and 132.

Horizontal Sync Delay 3 bits assigned providing up to 8 character times for generation of "front porch".

Horizontal Sync Width 4 bits assigned providing up to 15 character times for generation of horizontal

sync width.

Horizontal Line Count 8 bits assigned providing up to 256 character times for total horizontal formatting.

Skew Bits A 2 bit code providing from a 0 to 2 character skew (delay) between the horizontal address counter and the blank and sync (horizontal, vertical, composite)

signals to allow for retiming of video data prior to generation of composite video signal. The Cursor Video signal is also skewed as a function of this code.

Vertical Formatting:

Interlaced/Non-interlaced This bit provides for data presentation with odd/even field formatting for inter-

laced systems. It modifies the vertical timing counters as described below.

A logic 1 establishes the interlace mode.

Scans/Frame 8 bits assigned, defined according to the following equations: Let X = value of 8

assigned bits.

1) in interlaced mode—scans/frame = 2X + 513. Therefore for 525 scans, program X = 6 (00000110). Vertical sync will occur precisely every 262.5 scans,

thereby producing two interlaced fields.

Range = 513 to 1023 scans/frame, odd counts only.

2) in non-interlaced mode—scans/frame = 2X + 256. Therefore for 262 scans,

program X = 3 (00000011).

Range = 256 to 766 scans/frame, even counts only.

In either mode, vertical sync width is fixed at three horizontal scans (  $\equiv$  3H).

Vertical Data Start 8 bits defining the number of raster scans from the leading edge of vertical

sync until the start of display data. At this raster scan the data row counter is

set to the data row address at the top of the page.

Data Rows/Frame 6 bits assigned providing up to 64 data rows per frame.

Last Data Row 6 bits to allow up or down scrolling via a preload defining the count of the last

displayed data row.

Scans/Data Row 4 bits assigned providing up to 16 scan lines per data row.

## Additional Features

Device Initialization:

Under microprocessor control—The device can be reset under system or program control by presenting a 1010 address on A3-0. The device will remain reset at the top of the even field page until a start command is executed by presenting a 1110 address on A3-0.

Via "Self Loading"—In a non-processor environment, the self loading sequence is effected by presenting and holding the 1111 address on A3-Ø, and is initiated by the receipt of the strobe pulse (DS). The 1111 address should be maintained long enough to insure that all seven registers have been loaded (in most applications under one millisecond). The timing sequence will begin one line scan after the 1111 address is removed. In processor based systems, self loading is initiated by presenting the Ø111 address to the device. Self loading is terminated by presenting the start command to the device which also initiates the timing chain.

Scrolling—In addition to the Register 6 storage of the last displayed data row a "scroll" command (address 1Ø11) presented to the device will increment the first displayed data row count to facilitate up scrolling in certain applications.

### **Control Registers Programming Chart**

Horizontal Line Count:

Total Characters/Line = N + 1, N = 0 to 255 (DB0 = LSB) DB2 DB1 DB0

Characters/Data Row:

0	Ò	0	=	20	Active Characters/Data Row
0	0	1		32	
0	1	0	=	40	
0	1	1	=	64	
1	0	0	=	72	
1	. 0	1	=	80	
1	1	0	=	96	
1	- 1	1	_	132	

Horizontal Sync Delay:

Horizontal Sync Width:

= N, from 1 to 7 character times (DB0 = LSB) (N = 0 Disallowed)

= N, from 1 to 15 character times (DB3 = LSB) (N = 0 Disallowed)

Skew Bits

		Sync/Blank Delay	Cursor Delay
)B7	DB6	(Character	Times)
0	0	0	0
1	0	1	0
0	1	2	1
1	1	2	2

Scans/Frame

8 bits assigned, defined according to the following equations:

Let X = value of 8 assigned bits. (DB0 = LSB)

1) in interlaced mode—scans/frame = 2X + 513. Therefore for 525 scans, program X = 6 (00000110). Vertical sync will occur precisely every 262.5

scans, thereby producing two interlaced fields. Range = 513 to 1023 scans/frame, odd counts only.

2) in non-interlaced mode—scans/frame = 2X + 256. Therefore for 262 scans, program X = 3 (00000011).

Range = 256 to 766 scans/frame, even counts only.

In either mode, vertical sync width is fixed at three horizontal scans (=3H). N = number of raster lines delay after leading edge of vertical sync of

vertical start position. (DB0 = LSB)

Vertical Data Start: Data Rows/Frame:

Number of data rows = N + 1, N = 0 to 63 (DBO = LSB)

Last Data Row:

N = Address of last dsplayed data row, N = 0 to 63, ie; for 24 data rows,

program N = 23. (DB0 = LSB)

Mode:

Register, 1, DB7 = 1 establishes Interlace.


Scans/Data Row:

Interlace Mode

CRT 5027: Scans per Data Row = N+1 where N = programmed number of scans/data rows. N = 0 to 15. Scans per data row must be even counts only. CRT 5037, CRT 5057: Scans per data Row = N + 2. N = 0 to 14, odd or even counts.

Non-Interlace Mode


CRT 5027, CRT 5037, CRT 5057: Scans per Data Row = N + 1, odd or even count. N = 0 to 15.





	Register Selects/Com	mand Codes
A3 A2 A1 AØ	Select/Command	Description
0 0 0 0	Load Control Register Ø Load Control Register 1	
0 0 1 0	Load Control Register 2	
0 0 1 1	Load Control Register 3	See Table 1
0 1 0 0	Load Control Register 4	
0 1 0 1	Load Control Register 5	
0 1 1 0	Load Control Register 6	
0 1 1 1	Processor Initiated Self Load	Command from processor instructing VTAC® to enter Self Load Mode (via ex- ternal PROM)
1 0 0 0	Read Cursor Line Address	
1 0 0 1	Read Cursor Character Address	
1 0 1 0	Reset	Resets timing chain to top left of page. Reset is latched on chip by DS and counters are held until released by start command.
1 0 1 1	Up Scroll	Increments address of first displayed data row on page. ie; prior to receipt of scroll command—top line = 0, bottom line = 23. After receipt of Scroll Command—top line = 1, bottom line = 0.
1 1 0 0	Load Cursor Character Address* Load Cursor Line Address*	
1 1 1 0	Start Timing Chain	Receipt of this command after a Reset or Processor Self Load command will release the timing chain approximately one scan line later. In applications requiring synchronous operation of more than one CRT 5027 the dot counter carry should be held low during the DS for this command.
1 1 1 1	Non-Processor Self Load	Device will begin self load via PROM when $\overline{DS}$ goes low. The 1111 command should be maintained on A3-Ø long enough to guarantee self load. (Scan counter should cycle through at least once). Self load is automatically terminated and timing chain initiated when the all "1's" condition is removed, independent of $\overline{DS}$ . For synchronous operation of more than one VTAC®, the Dot Counter Carry should be held low when the command is removed.

\*NOTE: During Self-Load, the Cursor Character Address Register (REG 7) and the Cursor Row Address Register (REG 8) are enabled during states Ø111 and 1000 of the R3-R0 Scan Counter outputs respectively. Therefore, Cursor data in the PROM should be stored at these addresses.

TABLE 1







#### MAXIMUM GUARANTEED RATINGS\*

Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+ 18.0V
Negative Voltage on any Pin, with respect to ground	0.3V

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. For example, the bench power supply programmed to deliver +12 volts may have large voltage transients when the AC power is switched on and off. If this possibility exists it is suggested that a clamp circuit be used.


**ELECTRICAL CHARACTERISTICS** ( $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ , unless otherwise noted)

Parameter	Min.	Тур.	Max.	Unit	Comments
D.C. CHARACTERISTICS					, , , , , , , , , , , , , , , , , , , ,
INPUT VOLTAGE LEVELS					
Low Level, VIL			0.8	V	
High Level, Vін	Vcc-1.5		Vcc	V	
OUTPUT VOLTAGE LEVELS					
Low Level—Vol for RØ-3			0.4	V	lot = 3.2ma
Low Level-Vol all others			0.4	V	lo <sub>L</sub> = 1.6ma
High Level—Voн for RØ-3, DBØ-7	2.4				Іон = 80 μа
High Level—Vон all others	2.4				Іон = 40 μа
INPUT CURRENT					•
Low Level, IIL (Address, CS only)			250	μA	$V_{1N} = 0.4V$
Leakage, IIL (All Inputs except Addres	s, CS)		10	μA	O≦Vin≤Vcc
INPUT CAPACITANCE				P~	
Data Bus, Cin		10	15	рF	
DS, Clock, Cin		25	40	pF	
All other, Cin		10	15	pF	
DATA BUS LEAKAGE in INPUT MODE				F.	
IDB			10	$\mu A$	$0.4V \le V_{IN} \le 5.25V$
POWER SUPPLY CURRENT				<i>p</i> ~ .	5111 VIN 51251
Icc		80	100	mA	
lop		40	70	mA	
.C. CHARACTERISTICS			, •		T <sub>A</sub> = 25°C
DOT COUNTER CARRY					14 - 25 0
frequency	0.5		4.0	MHz	Figure 1
PW <sub>H</sub>	35		4.0	ns	Figure 1
PWL	215			ns	Figure 1
tr. tf	210	10	50	ns	Figure 1
DATA STROBE		10	50	113	rigure r
PWos	150ns		10μs		Figure 2
ADDRESS, CHIP SELECT	100110		10μ3		rigure 2
Set-up time	125			ns	Figure 2
Hold time	50			ns	Figure 2
DATA BUS—LOADING				113	i iguio z
Set-up time	125			ns	Figure 2
Hold time	75			ns	Figure 2
DATA BUS—READING	, ,			113	i iguite z
TDEL2			125	ns	Figure 2, CL=50pF
TDEL4	5		60	ns	Figure 2, CL=50pF
OUTPUTS: HØ-7, HS, VS, BL, CRV,	•				, iguic E, CE Sopi
CS-T <sub>DFL1</sub>			125	ns	Figure 1, CL=20pF
OUTPUTS: RØ-3, DRØ-5			1.20	1.0	1 .guit 1, OL 20pi
TDEL3	*		750	ns	Figure 3, CL=20pF
			, 55	1.0	gaio 0, 02 20pi
Ø-3 and DRØ-5 may change prior to the f	aning eage of H	sync			

## Restrictions

<sup>1.</sup> Only one pin is available for strobing data into the device via the data bus. The cursor X and Y coordinates are therefore loaded into the chip by presenting one set of addresses and outputed by presenting a different set of addresses. Therefore the standard WRITE and READ control signals from most microprocessors must be "NORed" externally to present a single strobe (DS) signal to the device.

<sup>2.</sup> In interlaced mode the total number of character slots assigned to the horizontal scan must be even to insure that vertical sync occurs precisely between horizontal sync pulses.





Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.