Design Rules Verification Report

Filename : C:\Users\tchoy\Downloads\Professional Projects\PCB Projects\ESP32_Dev_Board\

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=6mil) (All),(All)	0
Clearance Constraint (Gap=6mil) (InNet('USB_N')),(InNet('USB_P'))	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)	0
Width Constraint (Min=15mil) (Max=40mil) (Preferred=25mil) (InNet('3V3'))	0
Width Constraint (Min=15mil) (Max=40mil) (Preferred=25mil) (InNet('USB_5V'))	0
Routing Topology Rule(Topology=Shortest) (All)	0
Routing Layers(All)	0
Routing Via (MinHoleWidth=8mil) (MaxHoleWidth=16mil) (PreferredHoleWidth=12mil) (MinWidth=20mil)	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=10mil) (Prefered=8mil) and Width	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Component Clearance Constraint (Horizontal Gap = 10mil, Vertical Gap = 10mil) (All),(All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0
Total	0