SPECIFICATION

Product Type : EPD

Model Number: 2.13inch e-Paper (D)

Description : Screen Size: 2.13"

Color: Black and White Display

Resolution: 212*104

10F, International Science & Technology Building, Fuhong Rd,
Futian District, Shenzhen, China
Website: www.waveshare.net/www.waveshare.com

Revision History

Rev.	Issued Date	Revised Contents
1.0	Jan.5.2018	Preliminary

TECHNICAL SPECIFICATION CONTENTS

NO.	ITEM	PAGE
-	Cover	1
-	Revision History	2
-	Contents	3
1	Application	4
2	Features	4
3	Mechanical Specifications	4
4	Mechanical Drawing of EPD module	5
5	Input/Output Terminals	6
6	Command Table	8
7	Electrical Characteristics	28
8	Typical Operating Sequence	34
9	Optical Characteristics	38
10	Handling, Safety and Environment Requirements	40
11	Reliability test	41
12	Point and line standard	43
13	Packing	44

1. Over View

The display which use the flexible substrate as base plate, with interface and a reference system design. The 2.13" active area contains 212×104 pixels, and has 1-bit white/black full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM, and border are supplied with each panel.


2. Features

- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current deep sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I²C Signal Master Interface to read external temperature sensor
- Available in COG package IC thickness 180um

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	212(H)×104(V)	Pixel	Dpi: 111
Active Area	48.55(H)×23.71(V)	mm	
Pixel Pitch	0.229×0.228	mm	
Pixel Configuration	Square		
Outline Dimension	59.2(H)×29.2(V) ×0.3(D)	mm	
Weight	TBD	g	

4. Mechanical Drawing of EPD module



5. Input/Output Terminals

5-1) Pin out List

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	VGL	Negative Gate driving voltage	
5	VGH	Positive Gate driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	Keep Open
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES#	Reset	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS#	Chip Select input pin	Note 6-1
13	D0	serial clock pin (SPI)	
14	D1	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH	Positive Source driving voltage	
21	PREVGH	Power Supply pin for VGH and VSH	
22	VSL	Negative Source driving voltage	
23	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	VCOM	VCOM driving voltage	

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.

- Note 5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.
- Note 5-3: This pin (RES#) is reset signal input. The Reset is active Low.
- Note 5-4: This pin (BUSY) is Busy state output pin. When Busy is low, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin low when the driver IC is working such as:
 - Outputting display waveform; or
 - Programming with OTP
 - Communicating with digital temperature sensor
- Note 5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

Table: Bus interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) – 9 bits SPI

6. Command Table

W/R: 0: Write cycle 1: Read cycle C/D: 0: Command 1: Data D7~D0: -: Don't care #: Valid Data

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
		0	0	0	0	0	0	0	0	0	0		00h
1	Panel Setting (PSR)	0	1	#	#	#	#	#	#	#	#	RES[1:0],REG,KW/R,UD, SHL,SHD_N,RST_N	0Fh
		0	0	0	0	0	0	0	0	0	1		01h
		0	1	-	-	-	-	-	-	#	#	VDS_EN,VDG_EN	03h
2	D C.44in. (DWD)	0	1	-	-	-	-	-	#	#	#	VCOM_HV,VGHL_LV[1:0]	00h
2	Power Setting (PWR)	0	1	-	-	#	#	#	#	#	#	VDH[5:0]	26h
		0	1	-	ı	#	#	#	#	#	#	VDL[5:0]	26h
		0	1	-	ı	#	#	#	#	#	#	VDHR[5:0]	03h
3	Power OFF(POF)	0	0	0	0	0	0	0	0	1	0		02h
4	Power OFF Sequence	0	0	0	0	0	0	0	0	1	1		03h
4	Setting(PFS)	0	1	-	•	#	#	-	-	•	-	T_VDS_OF[1:0]	00h
5	Power ON(PON)	0	0	0	0	0	0	0	1	0	0		04h
6	Power ON Measure(PMES)	0	0	0	0	0	0	0	1	0	1		05h
		0	0	0	0	0	0	0	1	1	0		06h
7	Decretes G. C. Chart (DTCT)	0	1	#	#	#	#	#	#	#	#	BT_PHA[7:0]	17h
/	Booster Soft Start(BTST)	0	1	#	#	#	#	#	#	#	#	BT_PHB[7:0]	17h
		0	1	-	-	#	#	#	#	#	#	BT_PHC[5:0]	17h
8	Deep Sleep(DSLP)	0	0	0	0	0	0	0	1	1	1		07h
0	Deep Steep(DSLF)	0	1	1	0	1	0	0	1	0	1	Check code	A5h
	Display Start	0	0	0	0	0	1	0	0	0	0	B/W or OLD Pixel Data (160 ×296)	10h
9	Transmission 1(DTM1,	0	1	#	#	#	#	#	#	#	#	KPXL[1:8]	00h
	white/black Data) (x-byte	0	1										
	command)	0	1	#	#	#	#	#	#	#	#	KPXL[n-1:n]	00h
10	Data Star (DSD)	0	0	0	0	0	1	0	0	0	1		11h
10	Data Stop(DSP)	1	1	#	-		-	-	-	-	-		00h
11	Display Refresh(DRF)	0	0	0	0	0	1	0	0	1	0	_	12h
12	Auto Soquence (ALITO)	0	0	0	0	0	1	0	1	1	1		17h
12	Auto Sequence (AUTO)	1	1	1	0	1	0	0	1	0	1	Check code	A5h
13	VCOM LUT(LUTC) (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	0	0		20h

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
	W2W LUT (LUTWW)												
14	(37-byte command, structure of bytes 2~7 repeated 6 times)	0	0	0	0	1	0	0	0	0	1		21h
15	B2W LUT (LUTBW / LUTR) (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	1	0		22h
16	W2B LUT (LUTWB / LUTW) (37-byte command, structure of bytes 2~7 repeated 6 times)	0	0	0	0	1	0	0	0	1	1		23h
17	B2B LUT (LUTBB / LUTB) (37-byte command, sturcture of bytes 2~7 repeated 6 times)	0	0	0	0	1	0	0	1	0	0		24h
		0	0	0	0	1	0	1	0	1	0		2Ah
18	LUT option (LUTOPT)	0	1	-	-	#	#	#	#	#	#	STATE_XON[5:0]	00h
		0	1	-	ı	#	#	-	#	#	#	EXS[1:0],DMS[2:0]	00h
19	PLL control(PLL)	0	0	0	0	1	1	0	0	0	0		30h
19	PLL control(PLL)	0	1	•	ı	#	#	#	#	#	#	M[2:0],N[2:0]	3Ch
	Temperature Sensor Calibration	0	0	0	1	0	0	0	0	0	0		40h
20	(TSC)	1	1	#	#	#	#	#	#	#	#	D[10:3]/TS [7:0]	00h
	(150)	1	1	#	#	#	-	-	-	-	-	D[2:0]/-	00h
21	Temperature Sensor Selection	0	0	0	1	0	0	0	0	0	1		41h
21	(TSE)	0	1	#	•	-	-	#	#	#	#	TSE,TO[3:0]	00h
		0	0	0	1	0	0	0	0	1	0		42h
22	Temperature Sensor Write(TSW)	0	1	#	#	#	#	#	#	#	#	WATTR[7:0]	00h
22	remperature sensor write(15 w)	0	1	#	#	#	#	#	#	#	#	WMSB[7:0]	00h
		0	1	#	#	#	#	#	#	#	#	WLSB[7:0]	00h
		0	0	0	1	0	0	0	0	1	1		43h
23	Temperature Sensor Read (TSR)	1	1	#	#	#	#	#	#	#	#	RMSB[7:0]	00h
			1	#	#	#	#	#	#	#	#	RLSB[7:0]	00h
24	Panel Break Check(PBC)	0	0	0	1	0	0	0	1	0	0		44h
24	I and Dicak Check(PDC)	1	1	-	-	-	ı	-	-	-	#	PSTA	00h

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
	Vcom and data	0	0	0	1	0	1	0	0	0	0		50h
25	interval setting (CDI)	0	1	#	#	#	#	#	#	#	#	VBD[1:0],DDX[1:0],CDI[3:0]	D7h
	Lower Power	0	0	0	1	0	1	0	0	0	1		51h
26	Detection (LPD)	1	1	-	-	-	-	-	-	-	#	LPD	01h
27	TCON setting	0	0	0	1	1	0	0	0	0	0		60h
27	(TCON)	0	1	#	#	#	#	#	#	#	#	S2G[3:0],G2S[3:0]	22h
		0	0	0	1	1	0	0	0	0	1		61h
	Resolution	0	1	#	#	#	#	#	0	0	0	HRES[7:3]	00h
28	setting (TRES)	0	1	-	-	-	-	-	-	-	#		00h
		0	1	#	#	#	#	#	#	#	#	VRES[8:0]	00h
		0	0	0	1	1	0	0	1	0	1		65h
	Gate/Source	0	1	#	#	#	#	#	0	0	0	HST[7:3]	00h
29	Start	0	1	-	-	-	-	-	-	-	#		00h
	setting(GSST)	0	1	#	#	#	#	#	#	#	#	VST[8:0]	00h
		0	0	0	1	1	1	0	0	0	0		70h
30	Revision(REV)	1	1	#	#	#	#	#	#	#	#	LUT_REV[7:0]	FFh
		0	0	0	1	1	1	0	0	0	1		71h
31	Get Status (FLG)	1	1	-	#	#	#	#	#	#	#	PTL_FLAG ,I2C_ERR, I2C_BUSYN,DATA_FLAG, PON, POF, BUSY_N	13h
	Auto	0	0	1	0	0	0	0	0	0	0		80h
32	Measurement Vcom	0	1	-	-	#	#	#	#	#	#	AMVT[1:0], XON,AMVS, AMV,AMVE	10h
22	Read Vcom	0	0	1	0	0	0	0	0	0	1		81h
33	Value(VV)	1	1	-	-	#	#	#	#	#	#	VV[5:0]	00h
	VCM_DC	0	0	1	0	0	0	0	0	1	0		82h
34	Setting (VDCS)	0	1	-	-	#	#	#	#	#	#	VDCS[5:0]	00h
		0	0	1	0	0	1	0	0	0	0		90h
		0	1	#	#	#	#	#	0	0	0	HRST[7:3]	00h
		0	1	#	#	#	#	#	1	1	1	HRED[7:3]	07h
2.5	Partial	0	1	-	-	-	-	-	-	-	#	VDCT[0.0]	00h
35	Window (PTL)	0	1	#	#	#	#	#	#	#	#	VRST[8:0]	00h
		0	1	-	-	-	-	-	-	-	#	AMEDIO 01	00h
		0	1	#	#	#	#	#	#	#	#	VRED[8:0]	00h
		0	1	-	-	-	-	-	-	-	#	PT_SCAN	01h

11	C1	W/D	C/D	D7	DC	D.f	D4	D2	D2	D1	DO	D	D - C14
#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
36	Partial In (PTIN)	0	0	1	0	0	1	0	0	0	1		91h
37	Partial Out (PTOUT)	0	0	1	0	0	1	0	0	1	0		92h
38	Program Mode (PGM)	0	0	1	0	1	0	0	0	0	0		A0h
39	Active Progrmming (APG)	0	0	1	0	1	0	0	0	0	1		A1h
		0	0	1	0	1	0	0	0	1	0		A2h
		1	1	-	-	-	-	-	-	-	-	Read Dummy	N/A
40	Read OTP (ROTP)	1	1	#	#	#	#	#	#	#	#	Data of Address = 000h	N/A
		1	1										N/A
		1	1	#	#	#	#	#	#	#	#	Data of address = n	N/A
4.1	Cascade	0	0	1	1	1	0	0	0	0	0		E0h
41	setting(CCSET)	0	1	-	-	-	-	-	-	#	#	TSFIX,CCEN	00h
42	Power Saving	0	0	1	1	1	0	0	0	1	1		E3h
42	(PWS)	0	1	#	#	#	#	#	#	#	#	VCOM_W[3:0],SD_W[3:0]	00h
43	LVD Voltage select	0	0	1	1	1	0	0	1	0	0		E4h
43	(LVSEL)	0	1	-	-	-	-	-	-	#	#	LVD_SEL[1:0]	03h
44	Force	0	0	1	1	1	0	0	1	0	1		E5h
44	temperature(TSSET)	0	1	#	#	#	#	#	#	#	#	TS_SET[7:0]	00h

(1) Panel Setting (PSR) (Register: R00H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
C 41 1	0	0	0	0	0	0	0	0	0	0
Setting the panel	0	1	RES1	RES0	REG	KW/R	UD	SHL	SHD_N	RST_N

RES[1:0]: Display Resolution setting (source x gate)

00b: 96x230 (Default) Active source channels: $S0 \sim S95$. Active gate channels: $G0 \sim G229$.

01b: 96x252 Active source channels: $S0 \sim S95$. Active gate channels: $G0 \sim G251$.

10b: 128x296 Active source channels: $S0 \sim S127$. Active gate channels: $S0 \sim G295$.

11b: 160x296 Active source channels: $S0 \sim S159$. Active gate channels: $S0 \sim G295$.

REG: LUT selection

0: LUT from OTP. (Default)

1: LUT from register.

KW/R: Black / White / Red

0: Pixel with Black/White/Red, KWR mode. (Default)

1: Pixel with Black/White, KW mode.

UD: Gate Scan Direction

0: Scan down. First line to last line: $Gn-1 \rightarrow Gn-2 \rightarrow Gn-3 \rightarrow ... \rightarrow G0$ 1: Scan up. (default) First line to last line: $G0 \rightarrow G1 \rightarrow G2 \rightarrow ... \rightarrow Gn-1$

SHL: Source Shift direction

0: Shift left First data to last data: $Sn-1 \rightarrow Sn-2 \rightarrow Sn-3 \rightarrow ... \rightarrow S0$

1: Shift right. (default) First data to last data: $S0 \rightarrow S1 \rightarrow S2 \rightarrow ... \rightarrow Sn-1$

SHD_N: Booster Switch

0: Booster OFF

1: Booster ON (Default)

When SHD_N become LOW, charge pump will be turned OFF, register and SRAM data will keep until VDD OFF. And Source/Gate/Border/VCOM will be released to floating.

RST N: Soft Reset

0: Reset. Booster OFF, Register data are set to their default values, all drivers will be reset, and all functions will be disabled. Source/Gate/Border/VCOM will be released to floating.

1: No effect (Default).

(2) Power Setting (PWR) (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	0	0	0	0	1	
0.1	0	1	-	-	-	-	-	-	VDS_EN	VDG_EN	
Selecting	0	1	-	-	-	LV[1:0]					
Internal/External	0	1	-	-	VDH[5:0]						
Power	0	1	-	-	VDL[5:0]						
	0	1	-	-				VDHR[5:0]			

VDS EN: Source power selection

0: External source power from VDH/VDL/VDHR pins.

1: Internal DC/DC function for generating VDH/VDL/VDHR. (Default)

VDG_EN: Gate power selection

0: External gate power from VGH/VGL pins

1: Internal DC/DC function for generating VGH/VGL. (default)

VCOM HV: VCOM Voltage Level

0: VCOMH=VDH+VCOMDC, VCOML=VHL+VCOMDC (default)

1: VCOML=VGH, VCOML=VGL

VGHL_LV[1:0]: VGH / VGL Voltage Level selection.

VGHL_LV	VGHL voltage level
00(Default)	VGH=20V,VGL= -20V
01	VGH=19V,VGL= -19V
10	VGH=18V,VGL= -18V
11	VGH=17V,VGL= -17V

VDH[5:0]: Internal VDH power selection for B/W pixel.(Default value: 100110b)

VDH	VDH_V	VDH	VDH_V
000000	6.4V		
000001	6.6V	100110	14.0V
000010	6.8V	100111	14.2V
000011	7.0V	101000	14.4V
000100	7.2V	101001	14.6V
000101	7.4V	101010	14.8V
000110	7.6V	101011	15.0V
000111	7.8V	(others)	15.0V

VDL[5:0]: Internal VDL power selection for B/W pixel. (Default value: 100110b)

VDL	VDL_V	VDL	VDL_V
000000	-6.4V	•••	
000001	-6.6V	100110	-14.0V
000010	-6.8V	100111	-14.2V
000011	-7.0V	101000	-14.4V
000100	-7.2V	101001	-14.6V
000101	-7.4V	101010	-14.8V
000110	-7.6V	101011	-15.0V
000111	-7.8V	(others)	-15.0V

VDHR[5:0]: Internal VDHR power selection for Red pixel. (Default value: 000011b)

VDHR	VDHR_V	VDHR	VDHR _V
000000	2.4V		
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V

(3) Power OFF (POF) (R02H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning OFF the power	0	0	0	0	0	0	0	0	1	0

After the Power Off command, the driver will be power off. Refer to the power management section for the Sequence. This command will turn off booster, controller, source driver, gate driver, VCOM, and temperature sensor, but register data will be kept until VDD turned OFF or Deep sleep mode. Source/Gate/Border/VCOM will be released to floating.

(4) Power off sequence setting (PFS) (R03H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting Power OFF sequence	0	0	0	0	0	0	0	0	1	1
	0	1	-	-	T VDS OFF[1:0]		-	-	-	-

T VDS OFF[1:0]: Source to gate Power OFF interval time.

00b: 1frame (Default) 01b: 2 frames 10b: 3 frames 11b:4 frame

(5) Power ON (PON) (R04H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning ON the Power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, the driver will be powered ON. Refer to the power management section for the sequence. This command will turn on booster, controller, regulators, and temperature sensor will be activated for one-time sensing before enabling booster. When all voltage are ready, the BUSY signal will return to high.

(6) Power ON Measure (PMES) (R05H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	0	1

This command enables the internal bandgap, which will be cleared by the next POF.

(7) Booster Soft Start (BTST) (R06H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	1	0
Starting data	0	1	BT_PHA7	BT_PHA6	BT_PHA5	BT_PHA4	BT_PHA3	BT_PHA2	BT_PHA1	BT_PHA0
transmission	0	1	BT_PHB7	BT_PHB6	BT_PHB5	BT_PHB4	BT_PHB3	BT_PHB2	BT_PHB1	BT_PHB0
	0	1	-	-	BT_PHC5	BT_PHC4	BT_PHC3	BT_PHC2	BT_PHC1	BT_PHC0

BTPHA[7:6]: Soft start period of phase A.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 40mS

BTPHA[5:3]: Driving strength of phase A

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHA[2:0]: Minimum OFF time setting of GDR in phase B

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BTPHB[7:6]: Soft start period of phase B.

00b: 10mS 01b: 20mS 10b: 30mS 11b: 40mS

BTPHB[5:3]: Driving strength of phase B

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHB[2:0]: Minimum OFF time setting of GDR in phase B

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

BTPHC[5:3]: Driving strength of phase C

000b: strength 1 001b: strength 2 **010b: strength 3** 011b: strength 4

100b: strength 5 101b: strength 6 110b: strength 7 111b: strength 8 (strongest)

BTPHC[2:0]: Minimum OFF time setting of GDR in phase C

 000b: 0.27uS
 001b: 0.34uS
 010b: 0.40uS
 011b: 0.54uS

 100b: 0.80uS
 101b: 1.54uS
 110b: 3.34uS
 111b: 6.58uS

(8) Deep Sleep (DSLP) (R07H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Daan Class	0	0	0	0	0	0	0	1	1	1
Deep Sleep	0	1	1	0	1	0	0	1	0	1

After this command is transmitted, the chip will enter deep-sleep mode to save power. The deep sleep mode will return to standby mode by hardware reset. The only one parameter is a check code, the command will be executed if check code = 0xA5.

(9) Data Start Transmission 1 (DTM1) (R10H)

Action		W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	0	0	0	1	0	0	0	0
Starting	data	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
transmission		0	1								
		0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "OLD" data to SRAM.

In KWR mode, this command writes "B/W" data to SRAM.

In Program mode, this command writes "OTP" data to SRAM for programming.

(10) Data Stop (DSP) (R11H)

Action		W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Stopping	data	0	0	0	0	0	1	0	0	0	1
transmission		1	1	Data_flag	-	-	-	-	-	-	-

Check the completeness of data. If data is complete, start to refresh display.

Data flag: Data flag of receiving user data.

0: Driver didn't receive all the data.

1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (R10h) or "Data Stop" (R11h) commands and when data_flag=1, the refreshing of panel starts and BUSY signal will become "0".

(11) Display Refresh (DRF) (R12H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Refreshing the display	0	0	0	0	0	1	0	0	1	0

While user sent this command, driver will refresh display (data/VCOM) according to SRAM data and LUT.

After Display Refresh command, BUSY signal will become "0" and the refreshing of panel starts.

The waiting interval form BUSY falling to the first FLG command must be larger than 200us.

(12) Data Start Transmission 2(DTM2) (R13H)

Action		W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	0	0	0	1	0	0	1	1
Starting	data	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
transmission		0	1								
		0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "NEW" data to SRAM.

In KWR mode, this command writes "RED" data to SRAM.

(13) Auto Sequence (AUTO) (R17H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Auto Sequence	0	0	0	0	0	1	0	1	1	1
	0	1	1	0	1	0	0	1	0	1

The command can enable the internal sequence to execute several commands continuously. The successive execution can minimize idle time to avoid unnecessary power consumption and reduce the complexity of host's control procedure. The sequence contains several operations, including PON, DRF, POF, DSLP.

AUTO
$$(0x17) + \text{Code}(0xA5) = (\text{PON} \rightarrow \text{DRF} \rightarrow \text{POF})$$

AUTO $(0x17) + \text{Code}(0xA7) = (\text{PON} \rightarrow \text{DRF} \rightarrow \text{POF} \rightarrow \text{DSLP})$

(14) VCOM LUT (LUTC) (R20H)

This command builds Look-up Table for VCOM

(15) W2W LUT (LUTWW) (R21H)

This command builds Look-up Table for White-to-White.

(16) B2W LUT (LUTBW/LUTR) (R22H)

This command builds Look-up Table for Black-to-White.

(17) W2B LUT (LUTWB/LUTW) (R23H)

This command builds Look-up Table for White - to- Black.

(18) B2B LUT (LUTBB / LUTB) (R24H)

This command builds Look-up Table for Black - to- Black.

(19) LUT Option (LUTOPT) (R2AH)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	1	1	0	0	0	0	
LUT Option	0	1	-	-			STATE_XON[5:0]				
	0 1 -		-	EX	EXS[2:0] - DMS[2:						

This command sets XON and the 2 options of KWR mode's LUT.

STATE_XON[5:0]:

All Gate ON (Each bit controls one state, STATE_XON [0] for state-1, STATE_XON [1] for state-2)

00 0000b: no All-Gate-ON

00 0001b: State-1 All-Gate-ON

00 0011b: State-1 and State2 All-Gate-ON

. .

DMS[2:0]: Dummy state position. The option is only available when KW/R=0.


EXS[1:0]: Extra state number. The option is only available when KW/R=0.

(20) PLL Control (PLL) (R30H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Controlling PLL	0	0	0	0	1	1	0	0	0	0
	0	1	-	-		M[2:0]			N[2:0]	

The command controls the PLL clock frequency. The PLL structure must support the following frame rates:

M	N	Frame Rate									
	1	29 Hz		1	86 Hz		1	150 Hz		1	200 Hz
	2	14 Hz		2	43 Hz		2	72 Hz		2	100 Hz
	3	10 Hz		3	29 Hz		3	48 Hz		3	67 Hz
1	4	7 Hz	3	4	21 Hz	5	4	36 Hz	7	4	50 Hz (Default)
	5	6 Hz		5	17 Hz		5	29 Hz		5	40 Hz
	6	5 Hz		6	14 Hz		6	24 Hz		6	33Hz
	7	4 Hz		7	12Hz		7	20 Hz		7	29 Hz
	1	57 Hz		1	114 Hz		1	171 Hz			
	2	29 Hz		2	57 Hz		2	86 Hz			
	3	19 Hz		3	38 Hz		3	57 Hz			
2	4	14 Hz	4	4	29Hz	6	4	43 Hz			
	5	11 Hz		5	23 Hz		5	34 Hz			
	6	10 Hz		6	19 Hz		6	29 Hz			
	7	8 Hz		7	16 Hz		7	24 Hz			



(21) Temperature Sensor Calibration (TSC) (R40H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Canaina	0	0	0	1	0	0	0	0	0	0
Sensing Temperature	1	1	D10/TS7	D9/TS6	D8/TS5	D7/TS4	D6/TS3	D5/TS2	D4/TS1	D3/TS0
Temperature	1	1	D2	D1	D0	-	-	-	-	-

This command enables internal or external temperature sensor, and reads the result.

TS[7:0]: When TSE (R41h) is set to 0, this command reads internal temperature sensor value.

D[10:0]: When TSE (R41h) is set to 1, this command reads external LM75 temperature sensor value.

TS[7:0]/D[10:3]	Temperature (°C)	TS[7:0]/D[10:3]	Temperature (°C)	TS[7:0]/D[10:3]	Temperature (°C)
1110_0111	-25	0000_0000	0	0001_1001	25
1110_1000	-24	0000_0001	1	0001_1010	26
1110_1001	-23	0000_0010	2	0001_1011	27
1110_1010	-22	0000_0011	3	0001_1100	28
1110_1011	-21	0000_0100	4	0001_1101	29
1110_1100	-20	0000_0101	5	0001_1110	30
1110_1101	-19	0000_0110	6	0001_1111	31
1110_1110	-18	0000_0111	7	0010_0000	32
1110_1111	-17	0000_1000	8	0010_0001	33
1111_0000	-16	0000_1001	9	0010_0010	34
1111_0001	-15	0000_1010	10	0010_0011	35
1111_0010	-14	0000_1011	11	0010_0100	36
1111_0011	-13	0000_1100	12	0010_0101	37
1111_0100	-12	0000_1101	13	0010_0110	38
1111_0101	-11	0000_1110	14	0010_0111	39
1111_0110	-10	0000_1111	15	0010_1000	40
1111_0111	-9	0001_0000	16	0010_1001	41
1111_1000	-8	0001_0001	17	0010_1010	42
1111_1001	-7	0001_0010	18	0010_1011	43
1111_1010	-6	0001_0011	19	0010_1100	44

1111_1011	-5	0001_0100	20	0010_1101	45
1111_1100	-4	0001_0101	21	0010_1110	46
1111_1101	-3	0001_0110	22	0010_1111	47
1111_1110	-2	0001_0111	23	0011_0000	48
1111_1111	-1	0001_1000	24	0011_0001	49

(22) Temperature Sensor Enable (TSE) (R41H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enable Temperature	0	0	0	1	0	0	0	0	0	1
Sensor/Offset	0	1	TSE	-	-	-		TO[3	[0:	

This command selects Internal or External temperature sensor.

TSE: Internal temperature sensor switch

0: Enable (Default)

1: Disable; using external sensor.

TO[3:0]: Temperature offset.

TO[3:0]	Calculation	TO[3:0]	Calculation
0000 b	0	1000	-8
0001	1	1001	-7
0010	2	1010	-6
0110	6	1110	-2
0111	7	1111	-1

(23) Temperature Sensor Write (TSW) (R42H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	0	0	0	0	1	0
Write External Temperature	0	1	WATTR[7:0]							
Sensor	0	1		WMSB[7:0]						
	0	1	WLSB[7:0]							

This command reads the temperature sensed by the temperature sensor.

WATTR[7:6]: I²C Write Byte Number

00b: 1 byte (head byte only)

01b: 2 bytes (head byte + pointer)

10b : 3 bytes (head byte + pointer + 1st parameter)

11b: 4 bytes (head byte + pointer + 1st parameter + 2nd parameter)

WATTR[5:3]: User-defined address bits (A2, A1, A0)

WATTR[2:0]: Pointer setting

WMSB[7:0]: MSByte of write-data to external temperature sensor. WLSB[7:0]: LSByte of write-data to external temperature sensor.

(24) Temperature Sensor Read (TSR) (R43H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Dood External Tomporature	0	0	0	1	0	0	0	0	1	1	
Read External Temperature Sensor	1	1		RMSB[7:0]							
SCHSOI	1	1				RLSB	[7:0]				

This command reads the temperature sensed by the temperature sensor.

RMSB[7:0]: MSByte read data from external temperature sensor

RLSB[7:0]: LSByte read data from external temperature sensor

(25) Panel glass check (PBC) (R44H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Interval Between Vcom and	0	0	0	1	0	1	0	0	0	0
Data	1	1	-	-	-	-	-	-	-	PSTA

This command is used to enable panel check, and to disable after reading result.

PSTA: 0: Panel check fail (panel broken)

1: Panel check pass

(26) VCOM And Data Interval Setting (CDI) (R50H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Interval Between Vcom and	0	0	0	1	0	1	0	0	0	0
Data	0	1	VBD[1:0]		DDX	[1:0]		CDI[3:0]	

This command indicates the interval of Vcom and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).

VBD[1:0]: Border data selection

KWR mode (KW/R=0)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
	00 Floating			00	LUTB
	01	LUTR	1(Default)	01	LUTW
0	10	LUTW	1(Default)	10	LUTR
	11	LUTB		11	Floating

KW mode (KW/R=1)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
	00	Floating		00	Floating
01	01	LUTBW (1→0)	1 (Dafa14)	01	LUTWB (1→0)
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (0→1)
	11	Floating		11	Floating

DDX[1:0]: Data polality.

DDX[1] for RED data, DDX[0] for BW data in the KWR mode.

DDX[0] for KW mode.

KWR mode (KW/R=0)

DDX[1:0]	Data{Red, B/W}	LUT	DDX[1:0]	Data{Red, B/W}	LUT
	00	LUTW		00	LUTR
00	01	LUTB	10	01	LUTR
00	10	LUTR	10	10	LUTW
	11	LUTR		11	LUTB
	00	LUTB		00	LUTR
01 (Dafault)	01		11	01	LUTR
01(Default)	10	LUTR	11	10	LUTB
	11	LUTR		11	LUTW

B/W mode (BWR=1)

DDX[0]	Data{New, Old}	LUT	DDX[0]	Data {New, Old}	LUT
	00	LUTWW (0→0)		00	LUTBB (0→0)
01	01	LUTBW (1→0)	1 (D - C14)	01	LUTWB (0→1)
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (1→0)
	11	LUTBB (1→1)		11	LUTWW (1→1)

CDI[3:0]: Vcom and data interval

CDI[3:0]	Vcom and Data Interval	CDI[3:0]	Vcom and Data Interval
0000 b	17 hsync	0110	11
0001	16	0111	10 (Default)
0010	15		•••
0011	14	1101	4
0100	13	1110	3
0101	12	1111	2

(27) Low Power Detection (LPD) (R51H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Detect Low Power	0	0	0	1	0	1	0	0	0	1
	1	1	-	-	-	-	-	-	-	LPD

This command indicates the input power condition. Host can read this flag to learn the battery condition.

LPD: Interval Low Power Detection Flag

0: Low power input (VDD < 2.5V, selected by LVD_SEL[1:0] in command LVSEL) 1: Normal status (default)

(28) TCON Setting (TCON) (R60H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Sat Cata/Sauraa Nan ayarlan Dariad	0	0	0	1	1	0	0	0	0	0
Set Gate/Source Non-overlap Period	0	1		S2G	[3:0]	•		G2S	[3:0]	

This command defines non-overlap period of Gate and Source.

S2G[3:0] or G2S[3:0]: Source to Gate / Gate to Source Non-overlap period

S2G[3:0] or G2S[3:0]	Period	S2G[3:0] or G2S[3:0]	Period
0000b	4		•••
0001	8	1011	48
0010	12(Default)	1100	52
0011	16	1101	56
0100	20	1110	60
0101	24	1111	64

Period = 660 nS.



(29) Resolution Setting (TRES) (R61H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Resolution	0	0	0	1	1	0	0	0	0	1
	0	1]	HRES[7:3]		0	0	0
	0	1	-	-	-	-	-	-	-	VRES[8]
	0	1				VR	ES[7:0]			

This command defines alternative resolution and this setting is of higher priority than the RES[1:0] in R00H (PSR).

HRES[7:3]: Horizontal Display Resolution

VRES[8:0]: Vertical Display Resolution

Active channel calculation:

GD : First active gate = G0 (Fixed); LAST active gate = VRES[8:0] - 1
SD : First active source = S0 (Fixed); LAST active source = HRES[7:3]*8 - 1

(30) Gate/Source start setting (GSST) (R65H

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	1	0	0	1	0	1
Set Gate/Source Start	0	1			HST[7:3]			0	0	0
	0	1	-	-	-	-	-	-	-	VST[8]
	0	1		•		VS	ST[7:0]	-		•

This command defines resolution start gate/source position.

HST[7:3]: Horizontal Display Start Position (Source)

VST[8:0]: Vertical Display Start Position (Gate)

Gate: First active gate = G32 (Because HST[7:3] = 4), Last active gate = G271

Source: First active source = S32 (Because VST[8:0] = 32), Last active source = S159

(31) Revision (REV) (R70H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Chip Revision	0	0	0	1	1	1	0	0	0	0
	1	1	LUT_REV							

The LUT REV is read from OTP address = 0x001/0x801.

(32) Get Status (FLG) (R71H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Dood Floor	0	0	0	1	1	1	0	0	0	1
Read Flags	1	1	-	PTL_flag	I ² C_ERR	I ² C_BUSY	data_ flag	PON	POF	BUSY

This command reads the IC status.

PTL_FLAG Partial display status (high: partial mode)

I²C_ERR: I²C master error status

I²C_BUSY: I²C master busy status (low active)

data_flag: Driver has already received all the one frame data

PON: Power ON status
POF: Power OFF status

BUSY: Driver busy status (low active)

(33) Auto Measure Vcom (AMV) (R80H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically measure Vcom	0	0	1	0	0	0	0	0	0	0
	0	1	-	-	AMVT[1:0]		XON	AMVS	AMV	AMVE

This command reads the IC status.

AMVT[1:0]: Auto Measure Vcom Time

00b: 3s 01b: 5s (Default)

10b: 8s 11b: 10s

XON: All Gate ON of AMV

0: Gate normally scan during Auto Measure VCOM period. (default)

1: All Gate ON during Auto Measure VCOM period.

AMVS: Source output of AMV

0: Source output 0V during Auto Measure VCOM period. (default)

1: Source output VDHR during Auto Measure VCOM period.

AMV: Analog signal

0: Get Vcom value with the VV command (R81h) (default)

1: Get Vcom value in analog signal. (External analog to digital converter)

AMVE: Auto Measure Vcom Enable (/Disable)

0: No effect

1: Trigger auto Vcom sensing.

(34) Vcom Value (VV) (R81H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically measure Vcom	0	0	1	0	0	0	0	0	0	1
	1	1	-	-	VV[5:0]					

This command gets the Vcom value.

VV[5:0]: Vcom Value Output

Vcom value
-0.10 V
-0.15 V
-0.20 V
:
-3.00 V

(35) VCM_DC Setting (VDCS) (R82H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set VCM_DC 0	0	0	1	0	0	0	0	0	1	0
	0	1	-	-	VDCS[5:0]					

This command sets VCOM_DC value

VDCS[5:0]: VCOM_DC Setting

VDCS[5:0]	Vcom value
00 0000Ь	-0.10 V
00 0001b	-0.15 V
00 0010b	-0.20 V
:	:
11 1010b	-3.00 V
others	-3.00 V

(36) Partial Window (PTL) (R90H)

50) Turiur Wildow (1715)												
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	1	0	0	1	0	0	0	0		
	0	1]	HRST[7:3]		0	0	0		
0 Cat Postial Window	0	1	HRED[7:3] 1 1 1									
	0	1	-	-	-	-	-	-	-	VRST[8]		
Set Partial Window	0	1	VRST[7:0]									
0 0	0	1	-	-	-	-	-	-	-	VRED[8]		
	0	1				VRE	ED[7:0]					
	0	1	-	_	-	-	_	-	-	PT_SCAN		

This command sets partial window.

HRST[7:3]: Horizontal start channel bank. (value 00h~13h)

HRED[7:3]: Horizontal end channel bank. (value 00h~13h). HRED must be greater than HRST.

VRST[8:0]: Vertical start line. (value 000h~127h)

VRED[8:0]: Vertical end line. (value 000h~127h). VRED must be greater than VRST.

PT_SCAN: 0: Gates scan only inside of the partial window.

1: Gates scan both inside and outside of the partial window. (default)

(37) Partial In (PTIN) (R91H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Partial In	0	0	1	0	0	1	0	0	0	1

This command makes the display enter partial mode.

(38) Partial Out (PTOUT) (R92H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Partial out	0	0	1	0	0	1	0	0	1	0

This command makes the display exit partial mode and enter normal mode.

(39) Program Mode (PGM) (RA0H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enter Program Mode	0	0	1	0	1	0	0	0	0	0

After this command is issued, the chip would enter the program mode.

After the programming procedure completed, a hardware reset is necessary for leaving program mode.

(40) Active Program (APG) (RA1H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Active Program OTP	0	0	1	0	1	0	0	0	0	1

After this command is transmitted, the programming state machine would be activated.


The BUSY flag would fall to 0 until the programming is completed.

(41) Read OTP Data (ROTP) (RA2H)

(41) Redd O11 Data (Re	TO THE COLUMN (NOTE) (NOTE)											
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	1	0	1	0	0	0	1	0		
	1	1		Dummy								
	1	1		The data of address 0x000 in the OTP								
Read OTP data for check	1	1		The data of address 0x001 in the OTP								
	1	1										
			The dat	ta of addre	ess (n-1) ii	n the OTP						
	1	1	The data of address (n) in the OTP									

The command is used for reading the content of OTP for checking the data of programming.

The value of (n) is depending on the amount of programmed data, tha max address = 0xFFF.



The sequence of programming OTP

(42) Cascade setting (CCSET) (RE0H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set cascade option	0	0	1	1	1	0	0	0	1	1
	0	1	-	-	-	-	-	-	TSFIX	CCEN

This command is used for cascade.

CCEN: Output clock enable/disable.

0: Output 0V at CL pin. (default)

1: Output clock at CL pin for slave chip.

TSFIX: Let the value of slave's temperature is same as the master's.


0: Temperature value is defined by internal temperature sensor / external LM75. (default)

1: Temperature value is defined by TS SET[7:0] registers.


(43) Power Saving (PWS) (RE3H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Power Saving for	0	0	1	1	1	0	0	0	1	1
Vcom &Source	0	1	VCOM_W[3:0]		SD_W[3:0]					

This command is set for saving power during fresh period. If the output voltage of VCOM / Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters. VCOM_W[3:0]: VCOM power saving width (unit = line period)



SD_W[3:0]: Source power saving width (unit = 660nS)



(44) LVD Voltage select (LVSEL) (RE4H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Calast IVD sales a	0	0	1	1	1	0	0	1	0	0
Select LVD voltage	0	1	-	-	-	-	-	-	LVD_SE	L[1:0]

LVD_SEL[1:0]: Low Power Voltage selection.

LVD_SEL[1:0]	LVD value
00	<2.2V
01	<2.3V
10	<2.4V
11	<2.5V (default)

(45) Force Temperature (TSSET) (RE5H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Force Temperature value	0	0	1	1	1	0	0	1	0	1
for cascade	0	1	TS_SE	Γ[7:0]						

This command is used for cascade to fix the temperature value of master and slave chip.

7. Electrical Characteristics

7-1) Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	V_{CI}	-0.3 to +6.0	V
Logic input range	$ m V_{IN}$	-0.3 to VCI +2.4	V
Operating Temp. range	T_{OPR}	0 to +50	$^{\circ}\!$
Storage Temp. range	T_{STG}	-25 to +70	$^{\circ}\!$
Humidity range	-	40~70	%RH

^{*}Note: Avoid direct sunlight.

7-2) Panel DC Characteristics


The following specifications apply for: VSS = 0V, VCI = 3.3V, TA = 25° C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Single ground	V _{SS}	-	-	0	-	V
Logic Supply Voltage	VCI	-	2.3	3.3	3.6	V
High level input voltage	VIH	Digital input pins	0.7VCI	-	VCI	V
Low level input voltage	VIL	Digital input pins	0	-	0.3VCI	V
High level output voltage	VOH	Digital input pins , IOH= 400uA	VCI-0.4	-	-	V
Low level output voltage	VOL	Digital input pins , IOL= -400uA	0	-	0.4	V
Image update current	I _{UPDATE}	-	-	8	10	mA
Standby panel current	Istandby	-	-	-	5	uA
Power panel (update)	P _{UPDATE}	-	-	26.4	40	mW
Standby power panel	P_{STBY}	-	-	-	0.0165	mW
Operating temperature	-	-	0	-	50	$^{\circ}$ C
Storage temperature	-	-	-25	-	70	$^{\circ}$ C
Image update Time at 25 ℃	-	-	-	TBD	TBD	Sec
		DC/DC off				
Door sleen made comment	, r	No clock		2	5	uA
Deep sleep mode current	I_{VCI}	No input load	-	2	3	uA
		Ram data not retain				
		DC/DC off				
Cl. 1	I_{VCI}	No clock		25	50	4
Sleep mode current		No input load	-	35	50	uA
		Ram data retain				

- The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern.(Note 7-1)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Waveshare. -

Vcom is recommended to be set in the range of assigned value $~\pm~0.1$ V.

Note 7-1 The Typical power consumption



7-3) Panel AC Characteristics

7-3-1) Oscillator frequency

The following specifications apply for : VSS = 0V, VCI = 3.3V, $T_{\rm A}$ = 25 $^{\circ}{\rm C}$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Internal Oscillator frequency	Fosc	VCI=2.3 to 3.6V	1	1.625	1	MHz

7-3-2) MCU Interface

7-3-2-1) MCU Interface Selection

In this module, there are 4-wire SPI and 3-wire SPI that can communicate with MCU. The MCU interface mode can be set by hardware selection on BS1 pins. When it is "Low", 4-wire SPI is selected. When it is "High", 3-wire SPI (9 bits SPI) is selected.

Pin Name	Data/Comm	and Interface		Control Signal			
Bus interface	D1	D0	CS#	D/C#	RES#		
SPI4	SDIN	SCLK	CS#	D/C#	RES#		
SPI3	SDIN	SCLK	CS#	L	RES#		

Table 7-1: MCU interface assignment under different bus interface mode

Note 7-2: L is connected to VSS

Note 7-3: H is connected to VCI

7-3-2-2) MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN.

Function	CS#	D/C#	SCLK
Write Command	L	L	†
Write data	L	Н	†

Table 7-2: Control pins of 4-wire Serial Peripheral interface

Note 7-9: ↑stands for rising edge of signal

SDIN is shifted into an 8-bit shift register in the order of D7, D6, ... D0. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock. Under serial mode, only write operations are allowed.




Figure 7-1: Write procedure in 4-wire Serial Peripheral Interface mode

7-3-2-3) MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data ADIN and CS#.

In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN, The pin D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Function	CS#	D/C#	SCLK
Write Command	L	Tie LOW	†
Write data	L	Tie LOW	†

Table 7-3: Control pins of 3-wire Serial Peripheral Interface

Note 7-10: ↑stands for rising edge of signal






Figure 7-2: Write procedure in 3-wire Serial Peripheral Interface mode

7-3-3) Timing Characteristics of Series Interface



3-wire Serial Interface - Write



3-wire Serial Interface - Read

Symbol	Signal	Parameter	Min	Тур	Max	Unit
tess		Chip Select Setup Time	60	-	-	ns
tcsh	CS#	Chip Select Hold Time	65	-	-	ns
tscc	CS#	Chip Select Setup Time	20	-	-	ns
tchw		Chip Select Setup Time	40	-	-	ns
tscycw		Serial clock cycle (write)	100	-	-	ns
tshw		SCL "H" pulse width (write)	35	-	-	ns
tslw	CCL V	SCL"L" pulse width (write)	35	-	-	ns
tscycr	SCLK	Serial clock cycle (Read)	150	-	-	ns
tshr		SCL "H" pulse width (Read)	60	-	-	ns
tslr		SCL "L" pulse width (Read)	60	-	-	ns
tsds	CDNI	Data setup time	30	-	-	ns
tsdh	SDIN	Data hold time	30	-	-	ns
tacc	(DIN)	Access time	-	-	10	ns
toh	(DOUT)	Output disable time	15	-	-	ns

7-4) Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25℃	26.4	40	mW	-
Power consumption in standby mode	-	25℃	-	0.0165	mW	-

7-5) Reference Circuit




Figure . 7-5 (1)





Figure . 7-5 (2)


8. Typical Operating Sequence

8.1) Normal Operation Flow

1. BW mode & LUT from Register




2.BW mode & LUT from OTP




8.2) Reference Program Code

1. BW mode & LUT from register



Note1: Set border to floating.

2. BW mode & LUT from OTP



Note1: Set border to floating.

9. Optical characteristics

9-1) Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYPE	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note
K	Reflectance	Winte	30	33			9-1
Gn	2Grey Level	-	-	$DS+(WS-DS)\times n(m-1)$	-	L*	-
CR	Contrast Ratio	indoor	8		-	-	-
Panel's life		0°C~50°C		1000000 times or 5 years			Note
ranci sine		0 0~30 0		1000000 times or 5 years			9-2

WS: White state, DS: Dark state

Gray state from Dark to White: DS, WS

m:2

Note 9-1: Luminance meter : Eye – One Pro Spectrophotometer


Note 9-2: Panel life will not guaranteed when work in temperature below 0 degree or above 50 degree. Each update interval time should be minimum at 180 seconds.

9-2) Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd




9-3) Reflection Ratio

The reflection ratio is expressed as :

 $R = Reflectance \; Factor \; _{white \; board} \quad x \; (L \; _{center} \, / \; L \; _{white \; board} \;)$

 L_{center} is the luminance measured at center in a white area (R=G=B=1). $L_{white\,board}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



9-4) Bi-stability

The Bi-stability standard as follows:

Bi-stability			
24 hours		AVG	MAX
24 hours Luminance drift	White state $\triangle L^*$	-	3
Lummance difft	Black state △L*	-	3

10. Handling, Safety and Environmental Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status								
Product specification	The data sheet contains final product specifications.							
	Limiting values							

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product environmental certification	
RoHS	

11. Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperatu re Operation	T =40℃, RH=35% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
2	Low-Temperatu re Operation	T = 0°C for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Ab.	When experiment finished, the EPD must meet electrical and optical performance standards.
3	High-Temperatu re Storage	T = +60°C, RH=35% for 168 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
4	Low-Temperatu re Storage	$T = -25^{\circ}C$ for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-2Ab	When experiment finished, the EPD must meet electrical and optical performance standards.
5	High Temperature, High- Humidity Operation	T=+40°C, RH=80% for 240 hrs update everyday to return temperature	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-3CA.	When experiment finished, the EPD must meet electrical and optical performance standards.
6	High Temperature, High- Humidity Storage	T=+50°C, RH=80% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60068-2-3CA.	When experiment finished, the EPD must meet electrical performance standards.
7	Temperature Cycle	[-25°C 30mins]→ [+60°C,RH=35% 30mins], 50cycles	1. Samples are put in the Temp & Humid. Environmental Chamber. Temperature cycle starts with -25°C, storage period 30 minutes. After 30 minutes, it needs 30min to	When experiment finished, the EPD must meet electrical

		Test in white	let temperature rise to 70°C. After 30min, temperature	and optical
		pattern	will be adjusted to 70°C, RH=35% and storage period	performance
			is 30 minutes. After 30 minutes, it needs 30min to let	standards.
			temperature rise to -25°C. One temperature cycle	
			(2hrs) is complete.	
			3. When 70 cycles finished, the samples will be taken out	
			from experiment chamber and set aside a few minutes.	
			As EPDs return to room temperature, tests will	
			observe the appearance, and test electrical and optical	
			performance based on standard # IEC 60068-2-14NB.	
UV exposure		765 W/m ² for 168	Standard # IEC 60068-2-5 Sa	
8	Resistance	hrs,40°C	Standard # IEC 00008-2-3 Sa	
	Electrostatic	Machine		
9	discharge	model:+/- 250V,	Standard # IEC61000-4-2	
		0Ω , $200 pF$		
		1.04G,Frequency:		
	Package	10~500Hz		
10	Vibration	Direction : X,Y,Z	Full packed for shipment	
	Violation	Duration:1hours		
		in each direction		
		Drop from height		
		of 122 cm on		
		Concrete surface		
11	Package Drop	Drop sequence:1	Full packed for shipment	
1.1	Impact	corner, 3edges,	i un paecea foi simplificit	
		6face		
		One drop for		
		each.		

Actual EMC level to be measured on customer application.

Note: (1) The protective film must be removed before temperature test.

(2) In order to make sure the display module can provide the best display quality, the update should be made after putting the display module in stable temperature environment for 4 hours at 25° C.

12. Point and line standard

Shipment Inseption Standard

Part-A: Active area Part-B: Border area

Equipment: Electrical test fixture, Point gauge

Outline dimension:

59.2(H)*29.2(V)*0.3(D) Unit: mm

	Temperature	Humidity	Illuminar	nce	Distance	Time	Angle
Environment	23±2℃	55± 1200∼ 5%RH 1500Lux			300 mm	35 Sec	
Name	Causes	Spot s		size		Part-A	Part-B
	B/W spot in glass or		D ≤ 0	.25mr	n	Ignore	
Spot	protection sheet,		0.25mm <	D <	6 0.4mm	4	Ignore
	foreign mat. Pin hole		0.4mm	< D)	0	
	Scratch on glass or	Leng	gth	Width		Part-A	Ignore
Scratch or line	Scratch on FPL or	L ≤2.0mm			W≤0.2 mm	Ignore	
defect	Particle is Protection	2.0 mm < L≤ 5.0mm		0.2 r	mm <w≤ 0.3mm<="" td=""><td>2</td></w≤>	2	
	sheet.	5.0 mm < L 0.3mm < W		0			
			D1, D2 ≤ 0.2 mm			Ignore	
Air bubble	Air bubble	0.2 mm < D1,D2 ≤ 0.35mm		4	Ignore		
			0.35mm < D1, D2		0		
Side Fragment			x ×	G	<i>Y</i>		
		$X \leq 5$ mm, $Y \leq 1$ mm & display is ok, Ignore					

Remarks: Spot define: That only can be seen under WS or DS defects.


Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded.

Here is definition of the "Spot" and "Scratch or line defect".

Spot: W > 1/4L Scratch or line defect: W $\leq 1/4L$

Definition for L/W and D (major axis)

FPC bonding area pad doesn't allowed visual inspection.



Note: AQL = 0.4

13. Packing

