

Bits 14:8 **PLLN[6:0]**: Main PLL multiplication factor for VCO

Set and cleared by software to control the multiplication factor of the VCO.

These bits can be written only when the PLL is disabled.

VCO output frequency = VCO input frequency * PLLN with $8 \leq \text{PLLN} \leq 86$

0000000: PLLN = 0 wrong configuration

0000001: PLLN = 1 wrong configuration

...

0000111: PLLN = 7 wrong configuration

0001000: PLLN = 8

0001001: PLLN = 9

...

1111111: PLLN = 127 wrong configuration

Caution: The software must set correctly these bits to secure that the VCO output frequency is between 64 and 344 MHz.

Bits 7:4 **PLLM[3:0]**: Division factor for the main PLL input clock

Set and cleared by software to divide the PLL input clock before the VCO.

These bits can be written only when all PLLs are disabled.

VCO input frequency = PLL input clock frequency / PLLM with $1 \leq \text{PLLM} \leq 8$

0000: PLLM = 1

0001: PLLM = 2

0010: PLLM = 3

0011: PLLM = 4

0100: PLLM = 5

0101: PLLM = 6

0110: PLLM = 7

0111: PLLM = 8

...

1111: PLLM = 16

Caution: The software must set these bits correctly to ensure that the VCO input frequency is between 4 to 16 MHz.

Bits 3:2 Reserved, must be kept at reset value.

Bits 1:0 **PLLSRC[1:0]**: Main PLL entry clock source

Set and cleared by software to select PLL clock source.

These bits can be written only when the PLL is disabled.

In order to save power, when no PLL is used, the value of PLLSRC must be 00.

00: No clock sent to PLL

01: MSI clock selected as PLL clock entry

10: HSI16 clock selected as PLL clock entry

11: HSE clock selected as PLL clock entry