

Bits 23:22 **LPTIM3SEL[1:0]**: Low-power timer 3 clock source selection

These bits are set and cleared by software to select the LPTIM3 clock source.

- 00: PCLK1 clock selected
- 01: LSI clock selected
- 10: HSI16 selected
- 11: LSE selected

Bits 21:20 **LPTIM2SEL[1:0]**: Low-power timer 2 clock source selection

These bits are set and cleared by software to select the LPTIM2 clock source.

- 00: PCLK1 selected
- 01: LSI clock selected
- 10: HSI16 clock selected
- 11: LSE clock selected

Bits 19:18 **LPTIM1SEL[1:0]**: Low-power timer 1 clock source selection

These bits are set and cleared by software to select the LPTIM1 clock source.

- 00: PCLK1 selected
- 01: LSI clock selected
- 10: HSI16 clock selected
- 11: LSE clock selected

Bits 17:16 **I2C3SEL[1:0]**: I2C3 clock source selection

These bits are set and cleared by software to select the I2C3 clock source.

- 00: PCLK1 selected
- 01: System clock (SYSCLK) selected
- 10: HSI16 clock selected
- 11: reserved

Bits 15:14 **I2C2SEL[1:0]**: I2C2 clock source selection

These bits are set and cleared by software to select the I2C2 clock source.

- 00: PCLK1 selected
- 01: System clock (SYSCLK) selected
- 10: HSI16 clock selected
- 11: reserved

Bits 13:12 **I2C1SEL[1:0]**: I2C1 clock source selection

These bits are set and cleared by software to select the I2C1 clock source.

- 00: PCLK1 selected
- 01: System clock (SYSCLK) selected
- 10: HSI16 clock selected
- 11: reserved

Bits 11:10 **LPUART1SEL[1:0]**: Low-power UART1 clock source selection

These bits are set and cleared by software to select the LPUART1 clock source.

- 00: PCLK1 selected
- 01: System clock (SYSCLK) selected
- 10: HSI16 clock selected
- 11: LSE clock selected

Bits 9:8 **UART5SEL[1:0]**: UART5 clock source selection

These bits are set and cleared by software to select the UART5 clock source.

- 00: PCLK1 selected
- 01: System clock (SYSCLK) selected
- 10: HSI16 clock selected
- 11: LSE clock selected