

Table 4. STM32L552xx and STM32L562xx memory map and peripheral register boundary addresses (continued)

Bus	Secure boundary address	Non-secure boundary address	Size (bytes)	Peripheral	Peripheral register map
AHB2 (continued)	0x5202 1000 - 0x5202 13FF	0x4202 1000 - 0x4202 13FF	1 KB	GPIOE	Section 11.6.13: GPIO register map
	0x5202 0C00 - 0x5202 0FFF	0x4202 0C00 - 0x4202 0FFF	1 KB	GPIOD	Section 11.6.13: GPIO register map
	0x5202 0800 - 0x5202 0BFF	0x4202 0800 - 0x4202 0BFF	1 KB	GPIOC	Section 11.6.13: GPIO register map
	0x5202 0400 - 0x5202 07FF	0x4202 0400 - 0x4202 07FF	1 KB	GPIOB	Section 11.6.13: GPIO register map
	0x5202 0000 - 0x5202 03FF	0x4202 0000 - 0x4202 03FF	1 KB	GPIOA	Section 11.6.13: GPIO register map
AHB1	0x5003 4000 - 0x5201 FFFF	0x4003 3400 - 0x4201 FFFF	32 MB	Reserved	-
	0x5003 2400 - 0x5003 33FF	0x4003 2400 - 0x4003 33FF	4 KB	GTZC	Section 5.6.5: GTZC_MPCBB1 register map and reset values Section 5.6.6: GTZC_MPCBB2 register map and reset values Section 5.7.10: GTZC_TZIC register map and reset values Section 5.5.8: GTZC_TZSC register map and reset values
	0x5003 0800 - 0x5003 23FF	0x4003 0800 - 0x4003 23FF	7 KB	Reserved	-
	0x5003 0400 - 0x5003 07FF	0x4003 0400 - 0x4003 07FF	1 KB	ICache	Section 7.7.8: ICACHE register map
	0x5002 F800 - 0x5003 03FF	0x4002 F800 - 0x4003 03FF	3 KB	Reserved	-
	0x5002 F400 - 0x5002 F7FF	0x4002 F400 - 0x4002 F7FF	1 KB	EXTI	Section 17.6.21: EXTI register map
	0x5002 4400 - 0x5002 F3FF	0x4002 4400 - 0x4002 F3FF	43 KB	Reserved	-
	0x5002 4000 - 0x5002 43FF	0x4002 4000 - 0x4002 43FF	1 KB	TSC	Section 27.6.11: TSC register map
	0x5002 3400 - 0x5002 3FFF	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved	-
	0x5002 3000 - 0x5002 33FF	0x4002 3000 - 0x4002 33FF	1 KB	CRC	Section 18.4.6: CRC register map
	0x5002 2400 - 0x5002 2FFF	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved	-
	0x5002 2000 - 0x5002 23FF	0x4002 2000 - 0x4002 23FF	1 KB	Flash registers	Section 6.9.28: FLASH register map and reset values