

Table 4. STM32L552xx and STM32L562xx memory map and peripheral register boundary addresses (continued)

Bus	Secure boundary address	Non-secure boundary address	Size (bytes)	Peripheral	Peripheral register map
AHB1 (continued)	0x5002 1400 - 0x5002 1FFF	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved	-
	0x5002 1000 - 0x5002 13FF	0x4002 1000 - 0x4002 13FF	1 KB	RCC	Section 9.8.42: RCC register map
	0x5002 0C00 - 0x5002 0FFF	0x4002 0C00 - 0x4002 0FFF	1 KB	Reserved	-
	0x5002 0800 - 0x5002 0BFF	0x4002 0800 - 0x4002 0BFF	1 KB	DMAMUX1	Section 15.6.7: DMAMUX register map
	0x5002 0400 - 0x5002 07FF	0x4002 0400 - 0x4002 07FF	1 KB	DMA2	Section 14.6.8: DMA register map
	0x5002 0000 - 0x5002 03FF	0x4002 0000 - 0x4002 03FF	1 KB	DMA1	Section 14.6.8: DMA register map
APB2	0x5001 6800 - 0x5001 FFFF	0x4001 6800 - 0x4001 FFFF	38 KB	Reserved	-
	0x5001 6000 - 0x5001 67FF	0x4001 6000 - 0x4001 67FF	2 KB	DFSDM1	Section 26.8.16: DFSDM register map
	0x5001 5C00 - 0x5001 5FFF	0x4001 5C00 - 0x4001 5FFF	1 KB	Reserved	-
	0x5001 5800 - 0x5001 5BFF	0x4001 5800 - 0x4001 5BFF	1 KB	SAI2	Section 47.6.20: SAI register map
	0x5001 5400 - 0x5001 57FF	0x4001 5400 - 0x4001 57FF	1 KB	SAI1	Section 47.6.20: SAI register map
	0x5001 4C00 - 0x5001 53FF	0x4001 4C00 - 0x4001 53FF	2 KB	Reserved	-
	0x5001 4800 - 0x5001 4BFF	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17	Section 35.6.21: TIM16/TIM17 register map
	0x5001 4400 - 0x5001 47FF	0x4001 4400 - 0x4001 47FF	1 KB	TIM16	Section 35.6.21: TIM16/TIM17 register map
	0x5001 4000 - 0x5001 43FF	0x4001 4000 - 0x4001 43FF	1 KB	TIM15	Section 35.5.21: TIM15 register map
	0x5001 3C00 - 0x5001 3FFF	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved	-
	0x5001 3800 - 0x5001 3BFF	0x4001 3800 - 0x4001 3BFF	1 KB	USART1	Section 44.8.15: USART register map
	0x5001 3400 - 0x5001 37FF	0x4001 3400 - 0x4001 37FF	1 KB	TIM8	Section 33.4.33: TIM8 register map
	0x5001 3000 - 0x5001 33FF	0x4001 3000 - 0x4001 33FF	1 KB	SPI1	Section 46.6.8: SPI register map
	0x5001 2C00 - 0x5001 2FFF	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1	Section 33.4.32: TIM1 register map