
10 Finite State Machine (FSM) II


- Inputs & Changes to NSCL and OCL
- Inputs & Changes to STD
 - Example: Stop/Go counter
- Output Models: Moore/Mealy/Mixed
- Unused States and Reset
 - Examples: Vending Machine
 - Sequence Recognizer
- Next State as Outputs
- Shift Registers and SERDES

Previously on lecture set 09:


FSM with no input



FSM with no input separated into NSCL & OCL



Example: - stop/go 0, 1, 2, 3 counter




When run = 1, c = 0, 1, 2, 3, 0, 1, 2, 3, ...

When run = 0, c holds the previous value

clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	3	3	3	3	3	0	0	1	2	3	3

input controls behavior of FSM


Example: - stop/go 0, 1, 2, 3 counter



When run = 1, c = 0, 1, 2, 3, 0, 1, 2, 3, ...

When run = 0, c holds the previous value


State = ? How many states? How many flops?



What does Mike do?

store nc that CLaire gives in this clock cycle, and give it back to CLaire next clock cycle, calling it c


Mike works in the same way as before




What does CLaire do?


Look at c AND run (input) and figure out what no should be

CLaire needs to look at to look at both input and state to determine next state




CLaire sees c=1, CLaire needs to write nc






CLaire sees c=1, CLaire needs to write nc



n-bit input → 2ⁿ arcs <u>out</u> from each state


FSM example:



If the system has 1-bit input, then every state <u>must</u> have 2 arcs coming <u>out</u>. Arcs going in do not matter.


For system with n-bit input, every state must have 2ⁿ arcs coming out.

Example: - stop/go 0, 1, 2, 3 counter





When run = 1, c = 0, 1, 2, 3, 0, 1, 2, 3, ...When run = 0, c holds the previous value

STD of stop/go counter




Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0																	


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	?																


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1																


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2															


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2											


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	3										


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	3	3	3	3							


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	3	3	3	3	3						


Example: - stop/go 0, 1, 2, 3 counter






clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1 5	1	1	1
										U		_	၁	4	5	O	<i>'</i>	O
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	3	3	3	3	3	0	0	1	2	3	3

Example: - stop/go 0, 1, 2, 3 counter






NSCL: next_state = f(input, state)


FSM with inputs (summary):


- inputs mean more arcs


- n-bit input → 2ⁿ arcs out from each state
- no (0) input \rightarrow 1 arc out from each state
- NSCL is


$$ns = f(in, s)$$













MEALY OUTPUT MODEL: out = f(in, s)




MOORE OUTPUT MODEL: out = f(s)

Mixing many output types is possible. FSM does not need to be all Moore or all Mealy.




Once information passes through <u>dotted line</u>, it does not come back.

Outputs on STDs:




MOORE OUTPUT MODEL: out = f(s)

- know the state, know the output
- so output is written together with state
- output will lag input by at least 1 clock cycle




Outputs on STDs:




MEALY OUTPUT MODEL: out = f(in, s)

- must know both state and input to know output
- so output is written together with arc
- output can respond to input within same clock cycle



Example: - Mealy stop/go 0, 1, 2, 3 counter




When run = 1, c = 0, 1, 2, 3, 0, 1, 2, 3, ...

When run = 0, c holds the previous value


clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2	2	2

Example: - Mealy stop/go 0, 1, 2, 3 counter:

- States are no longer the outputs
- Can stop and start immediately (Mealy output)




Example: - Mealy stop/go 0, 1, 2, 3 counter:




0/3


clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α																	
output																		




clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1	1
run	1	1	1	1	1	1	1				-	1) <	<u> </u>	1	1		<u> </u>
run	ı	I	I	-	I		_	O	O	O	O		כ			I	O	U
state	Α																	
output	? ·																	




clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	A																	
output	0																	



clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В																
output	0																	




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
											•	_					•	\dashv
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В																
output	0	1																



clk#	1	2	3	4	5	6	7	8	9	1		1 2	1	1 4	1 5	1	1	1
											ı		<u>ر</u>	4	ر	O		0
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С															
output	0	1																

Example: - Mealy stop/go 0, 1, 2, 3 counter:




0/3


observation:

need only input & state for next state let's finish up state first


clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С															
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9		1	1 2	1	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D														
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1	1 1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1					1	0	1	1	1		
run		ı	ı	1	ı	ı	ı	U	U	U	U	ı	U	I	•	ı	U	١٠١
state	Α	В	С	D	Α													
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1		1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В												
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1	1 1	1 2	1 3	1 4	1 5	1 6	1	1 8
											-		<u> </u>)		-	\dashv
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С											
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1 6	1	1 8
										U	'		<u> </u>		J	U	′	
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D										
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1 6	1	1 8
										0	1		5	7	5	U	'	\Box
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D									
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9		1	1 2	1	1 4	1 5	1	1	1
										U	ı		<u> </u>	4	5	O		0
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D								
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D							
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	-	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	7	1	7	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D						
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α					
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6		8
run	1	7	1	7	1	1	1	0	0	0	0	1	0	7	1	7	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α				
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В			
output	0	1	2															



clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С		
output	0	1	2															



clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	
output	0	1	2															



clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	7	1	1	1	1	1	0	0	0	0	7	0	7	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2															

Example: - Mealy stop/go 0, 1, 2, 3 counter:

3 counter:

0/2

1/3

A

1/0

0/0

B

1/1

1/1


C

0/1


0/3

we need to know input and state to know output


clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
311 (7)										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2															




clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3														




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0													




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1												




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2											




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2										




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2							




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3						




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3					




clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0				




clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1			



clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2		




clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										U	1	2	3	4	5	6		8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2	2	



clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	Α	Α	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2	2	2

Example: - Mealy stop/go 0, 1, 2, 3 counter:

It's possible to have different outputs with different inputs, even when the machine is in the same state



0/3

clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	Α	В	С	D	Α	В	С	D	D	D	D	D	A	A	В	С	D	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2	2	2

Mealy and Moore Comparison:

														M	ea	aly	<u> </u>	\
clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	٦ ٦	1 (1 _	1
										0	1	2	3	4	5	6		8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
state	А	В	С	О	A	В	\bigcirc		О	О			А	А	В	С	О	D
output	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2	2	2

M	0	0	r	e
_			_	

3

														- '		<u> </u>		
clk#	1	2	3	4	5	6	7	8	9	1	1	1	1	1	1	1	1	1
										0	1	2	3	4	5	6	7	8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
С	0	1	2	3	0	1	2	3	3	3	3	3	0	0	1	2	3	3

Mealy and Moore Comparison:

clk# run Moore out Mealy out


Mealy and Moore Comparison:

clk#	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	1 4	1 5	1	1 7	1 8
run	1	1	1	1	1	1	1	0	0	0	0	1	0	1	1	1	0	0
Moore out	0	1	2	3	0	1	2	3	3	3	3	3	0	0	1	2	3	3
Mealy out	0	1	2	3	0	1	2	2	2	2	2	3	3	0	1	2	2	2

Observations:


- When the 2 machines are running (run = 1), outputs are the same
- Moore machine stops and starts with one clock delay, but Mealy machine has no delay.

Unused states and reset:




What are the states? How many flops?

Unused states and reset:




What are the states? How many flops? 3 flops





but, 3 flops = 8 states

Unused states and reset:





What are the states? How many flops? 3 flops







What are the states? How many flops? 3 flops







What are the states? How many flops? 3 flops







When the circuit is powered on, the <u>initial state</u> is unknown. Why?







When the circuit is powered on, the <u>initial state</u> is unknown. Why? flip flop outputs = state







When the circuit is powered on, the <u>initial state</u> is unknown. Why? flip flop outputs = state






When the circuit is powered on, the <u>initial state</u> is unknown. Why? flip flop outputs = state







When the circuit is powered on, the <u>initial state</u> is unknown. Why? flip flop outputs = state




NOT WHAT WE WANT!!!




Even worse, the same circuits starting up at the same time may act differently! → No longer singing the same song







Most of the time, we want to be able to control the start up behavior: start from this state at this time...




- We modify flip flops (their outputs = state), to start up at a designated place, given a <u>reset</u> signal.
- reset is an external signal into FSM (to the flops only) to force FSM to go to a particular state
- reset is modeled as an arc. like this: R _____



- Now flip-flops needs reset in addition to clock
- reset is not considered an "input" to FSM (neither is clock)



- some flip-flops needs reset in addition to clock
- reset is not considered an "input" to FSM (neither is clock)
- flip-flop with reset is designed as follow:



```
always @(posedge clk)
  if (reset)
    q <= #1 reset_value;
  else
    q <= #1 d;</pre>
```

Think about this as a flip-flop with reset, not a MUX and a flop

- if the reset value is never changed, we can simplify

