06 Arithmetic circuits:

- Full adder
- Ripple-carry adder
- Inverting numbers
- Adder/subtractor circuit
- Multiplier
- Verilog for adders
 - signal concatenation
 - vectored signals

Full addition:

Example:

	1 1 1 0		C_{i}
X	01111	= 15 ₁₀	X_{i}
Y	+01010	= 10 ₁₀	<u>+y</u> i
S	011001	= 25 ₁₀	$C_{i+1}S_i$

Full addition:

Example:

Half adder is ok for the <u>least significant bit</u> (LSB), but we need 3 inputs for other bits.

3 inputs are x and y at that bit, plus c from the "previous" bit.

Full addition (cont):

List all possible input combinations:


	Inputs		Out	puts
c _i	X_{i}	y _i	C _{i+1}	S _i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Truth table

Full addition (cont):


[M]

K-map for s_i




$$s_i = x_i \oplus y_i \oplus c_i$$

K-map for c_{i+1}




$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Full addition (cont):



Full adder symbol:







Ripple-carry adder:

IDEA: Add two *n*-bit numbers (n can be anything) from *right* to *left*, just like humans, using *n* **full adders**.

Possible carry can affect the addition result.





Adder symbol:




8-bit adder: x and y are 8-bit numbers

Alternate adder symbol:








Bus: Draw x7 ... x0 together into a <u>bus</u>. A <u>bus</u> is a collection of related signals. Drawn by thick or thin lines. The <u>number</u> indicates <u>number of signals</u>.

[BV]

Alternate adder symbol:



<u>Inverting numbers</u>:

Converting a positive number into a negative number, or vice versa.

We will focus on 2's complement. Recap from last lecture set below:

Using an adder to invert a number:

We want to find –A from A:


- Use a full adder
- Let one input (say x) be 0.
- Invert every bit of input y
- Set carry in to 1 (This adds 1 to ~y)

Inverting a number (cont): This is 8 inverters in parallel, inverting every bit of y, from y0 8 through y7. every bit of y is 8 8 inverted here 2's complement of y

(-y)


Subtraction:

- We can get -y from y using adder
- Putting in x input will give us (x y)



Adder/subtractor:

Is there a way to combine them?



Adder/subtractor (cont):

- Remember XOR?
- x2 ^ 0 is x2
- $-x2^{1}$ is -x2


One input of XOR can be used to control bit inversion of the other input.

x_1	x_2	$f = x_1 \oplus x_2$	
0	0	0	
0	1	1	r 1
1	0	1	$ \begin{array}{c} x_1 \\ x_2 \end{array} \qquad f = x_1 \oplus x_2 $
1	1	0	$x_2 \longrightarrow \int -x_1 \oplus x_2$
_	- 4		Graphical symbol

Truth table

Adder/subtractor (cont):






when \overline{add} /sub is 0, y_i ^ 0 = y_i , s is x+y when \overline{add} /sub is 1, y_i ^ 1 = \overline{y}_i , s is x-y

Multiplication:

Multiplication in base 2 is easy x multiply 0 is 0, and x multiply 1 is x Circuit also resembles human calculation.





<u>Signal concatenation</u>: (concatenate = join)

full addition:
c _{in}
X
<u>+y</u>
c _{out} s

examples					
0	1	0			
1	1	0			
<u>+1</u>	<u>+1</u>	<u>+1</u>			
10	11	01			

We use {a, b} to concatenate signals a, b.

So,

$$\{c_{out}, s\} = c_{in} + x + y;$$
 + in Verilog is arithmetic addition


+ in Verilog is

Behavioral model for full adder:

endmodule

We want to write this kind of code, and not using Verilog as a schematic description!

Multi-bit adder:



schematic



Module instantiations for 4-bit adder:

```
module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);
input carryin, x3, x2, x1, x0, y3, y2, y1, y0;
output s3, s2, s1, s0, carryout;

fulladd stage0 (.cin(carryin), .x(x0), .y(y0), .s(s0), .cout(c1));
fulladd stage1 (.cin(c1), .x(x1), .y(y1), .s(s1), .cout(c2));
fulladd stage2 (.cin(c2), .x(x2), .y(y2), .s(s2), .cout(c3));
fulladd stage3 (.cin(c3), .x(x3), .y(y3), .s(s3), .cout(carryout));
```

endmodule

```
module fulladd (cin, x, y, s, cout);
input cin, x, y;
output s, cout;

assign s = x ^ y ^ cin;
assign cout = (x & y) | (x & cin) | (y & cin);
```

adder4 module *instantiates* fulladd module 4 times.

the name after fulladd (stage0, stage1, ..., stage3) is called the *instance name*

endmodule

Verilog for 4-bit adder (cont):

```
module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);
input carryin, x3, x2, x1, x0, y3, y2, y1, y0;
output s3, s2, s1, s0, carryout;

fulladd stage0 (.cin(carryin), .x(x0), .y(y0), .s(s0), .Cout(c1));
fulladd stage1 (.cin(c1), .x(x1), .y(y1), .s(s1), .Cout(c2));
fulladd stage2 (.cin(c2), .x(x2), .y(y2), .s(s2), .Cout(c3));
fulladd stage3 (.cin(c3), .x(x3), .y(y3), .s(s3), .Cout(carryout));
```

endmodule

```
module fulladd (cin, x, y, s, cout);
input cin, x, y;
output s, cout;
```

```
assign s = x ^ y ^ cin;

assign cout = (x & y) | (x & cin) | (y & cin);
```

This is called *module instantiation* by port name → Use this method.

The names in .name(--) MUST

match module's port names

endmodule

Vectored signals:

What if we wanted to do a 32-bit adder?

- Naming x31 ... x0, y31 ... y0, s31 ... s0 can be very tedious.
- We use Verilog's multi-bit signals, called vectors in declaring signals

input [31:0] x;

x is a *vector*, x[31] is MSB and x[0] is LSB.

output [31:0] s;

s is a *vector*, s[31] is MSB and s[0] is LSB.

Behavioral model for multi-bit adder:

Why stop at one-bit full adder?

Extend inputs x, y and output s to multi-bit

```
module fulladd32 (Cin, x, y, s, Cout);
input cin;
input [31:0] x, y;
output [31:0] s;
output cout;
reg [31:0] s;
reg cout;

when ANY bit of x or y or Cin changes, the always block will be executed
```

endmodule

Parameterized module:

The code from previous page works well with any # of bits.

```
module fulladd (Cin, x, y, s, Cout, overflow);
    parameter n = 32;
                                      If we want to build an
    input cin;
                                      n-bit adder, we can modify
    input [n-1:0] x, y;
                                      the previous code to do so.
    output [n-1:0] s;
    output cout, overflow;
    reg [n-1:0] s;
                                      parameter keyword indicates that
    reg cout, overflow;
                                      this Verilog module can change
                                      according to module's parameter
    always @(x or y or cin)
                                      values. 32 is the default value for n
      begin
         \{\text{cout}, \mathbf{s}\} = \mathbf{x} + \mathbf{y} + \text{cin};
        overflow = cout ^x[n-1] ^y[n-1] ^s[n-1];
      end
```