# Verilog II

- possible values of a net
- review
- vector
- case statement
- begin-end pair
- modeling combinational logic
- replication operator
- inverse operator
- + / operator

## Verilog data values of a net:

A net (node in EE-speak) in Verilog can have four possible values:

- 0 = logic 0 (FALSE) = low voltage
- 1 = logic 1 (TRUE) = high voltage
- x = unknown (but must be either 0 or 1)
- z = high impedance (disconnected)

A simulator output, showing 0, 1, x, and z.



#### recap:

#### A module has:

- 1. module name
- 2. ports (port list and port declaration)
- 3. some design inside

```
module foo (a, b, c, d);
  input a, b;
  output c, d;

// some design here
endmodule
```

#### vector


- vector is a group of related signals
- declare size at input, output, wire, or reg
- default is 1 wire (1-bit)
- size goes from (n-1) down to 0 for *n* wires

```
module foo (a, b, c, d);
    input a;
    input [3:0] b, c;
    output [7:0] d;
    reg [7:0] d;
    input [7:0] d;
    designated
    b[3], b[2], b[1], b[0]
    and
    c[3], c[2], c[1], c[0]
```

#### vector

- vector is a group of related signals
- declare size at input, output, wire, or reg
- default is 1 wire (1-bit)
- size goes from (n-1) down to 0 for *n* wires

#### vector




```
module foo (a, b, c, d);
  input a;
  input [3:0] b, c;
  output [7:0] d;
  reg [7:0] d;
  ...
endmodule
```

### accessing data in vector


```
Suppose we have a[3] a[0] input [3:0] a; assign a = 4'b1101;  
1101 base2 (13 base10)
```

we write	what it means	the value
а	the whole a	1101 (13)
a[3:0]	the whole a	1101 (13)
a[3]	rightmost bit	1 (1)
a[1]	2 <sup>nd</sup> bit from right	0 (0)
a[2:0]	3 rightmost bits	101 (5)
a[3:2]	2 leftmost bits	11 (3)


look at one signal and select what to do based on its value



- look at one signal and select what to do based on its values




look at one signal and select what to do based on its values



```
module foo (s, a, b, c, d, f);
  input [1:0] s;
  input a, b, c, d;
  output f;


reg f;
...
endmodule
```

look at one signal and select what to do based on its values



```
reg f;
always@(s or a or b or c or d)
    case (s)
      0: f = a;
      1: f = b;
      2: f = c;
      3: f = d;
    endcase
```

look at one signal and select what to do based on its values



```
reg f;
always@(s or a or b or c or d)
    case (s)
      0: f = a;
      1: f = b;
      2: f = c;
      default: f = d;
    endcase
```

default means "none of the above"

## begin-end pair

- group multiple statements into one statement
- similar to { ... } in C, but use begin and end instead

```
This is ok: always @ (a or b)
f = a & b;  1 statement
```

This is not ok: always @ (a or b)
$$f = a \& b;$$

$$g = a | b;$$
2 statements

# begin-end pair

- group multiple statements into one statement
- similar to { ... } in C, but use begin and end instead

This is not ok:

1 statement

## begin-end pair

- group multiple statements into one statement
- similar to { ... } in C, but use begin and end instead

```
This is not ok: if (s == 1)
f = 0; g = 1; 2 statements
else
f = 1; g = 0; 2 statements


This is ok: if (s == 1)
begin f = 0; g = 1; end 1 statement
else
begin f = 1; g = 0; end 1 statement
```

#### 2 important rules:

- 1. NEVER mix input and output
- 2. output must be assigned for every possible input

2 important rules:


1. NEVER mix input and output





2 important rules:

1. NEVER mix input and output







#### 2 important rules:




#### 2 important rules:




#### 2 important rules:






2. output must be assigned for every possible input



NO. s is 2-bit, so it has 4 possible values (0, 1, 2, 3). f is not assigned when s is 3.



## What if I break the rules?

- simulation may run ok but you cannot get correct hardware after synthesis

- which means your design is useless.

## What if I break the rules?

- simulation may run ok but you cannot get correct hardware after synthesis

- which means your design is useless.

#### Replication (copy) operator

copy anything as many times as you want.

{(number of times to copy){(the thing to copy)}}

#### Examples:

```
\{(2)\{2'b10\}\}\ = 4'b1010 \quad (copy 2'b10 \text{ two times})

\{(3)\{3'b101\}\}\ = 9'b101101101 \quad (copy 3'b101 \text{ three times})

\{(3)\{'b101\}\}\ = error \quad (NEED \text{ to specify the size of the thing to copy})

\{(2)\{5\}\}\ = error \quad (NEED \text{ to specify the size of the thing to copy})

\{(2)\{4'd5\}\}\ = 8'b0101\_0101 \quad (4'd5 \text{ is the same as } 4'b0101)

\{(16)\{1'b1\}\}\ = 16'b1111\_1111\_1111
```

#### Replication (copy) operator

copy anything as many times as you want.

{(number of times to copy){(the thing to copy)}}

#### Examples:

```
\{(2)\{2'b10\}\}\ = 4'b1010 \quad (copy 2'b10 \text{ two times})

\{(3)\{3'b101\}\}\ = 9'b101101101 \quad (copy 3'b101 \text{ three times})

\{(3)\{'b101\}\}\ = error \quad (NEED \text{ to specify the size of the thing to copy})

\{(2)\{5\}\}\ = error \quad (NEED \text{ to specify the size of the thing to copy})

\{(2)\{4'd5\}\}\ = 8'b0101\_0101 \quad (4'd5 \text{ is the same as } 4'b0101)

\{(16)\{1'b1\}\}\ = 16'b1111\_1111\_1111
```

### **Inverse Operator**

Verilog also gives you a way to find a <u>2's complement</u> inverse of a number through the "-" operator.

Suppose a 4-bit signal s = 4'b0101 (+5 in 2's complement) -s will be equal to 4'b1011 (value -5 in 2's complement).

If s = 4'b1101 (value -3 in 2's complement), -s will be equal to 4'b0011 (+3)

This – operator will fail if you give it the smallest negative value which has no positive equivalent

if s = 4'b1000 (value -8), -s will also be equal to 4'b1000 (value -8), because there is no 4-bit 2's complement value of +8.

## +/- Operator

Recall that "+" gives you real arithmetic addition, not logical OR. Be careful about the size of the output, as the number of bits on the output can exceed the number of bits on the input.

Not having enough bits on the output can yield an overflow. You must also interpret the inputs as unsigned numbers.

## +/- Operator

You must also interpret the inputs as unsigned numbers.

Suppose we have:

wire [3:0] f; (4-bit wire f)

examples:

```
assign f = 4'b0101 + 4'b0100; \rightarrow f = 4'b1001 (f = 5+4 = 9)
```

assign f = 4'b1000 + 4'b1000;  $\rightarrow$  f = 0 (result should be 5'b1\_0000, but we only have 4-bit f, so f takes only the 4 rightmost bits of the answer)

# +/- Operator

The "-" operator can also be used for arithmetic subtraction. The result will be in 2's complement code.

assign 
$$f = 4'b0101 - 4'b0011 \rightarrow f = 4'b0010 (f = 5-3 = 2)$$

assign f = 4'b0101 - 4'b0111  $\rightarrow$  f = 4'b1110 (f = 5-7 = -2 which is 4'b1110 for 2's complement)

assign 
$$f = 4'b0101 - 4'b1110$$
  $\rightarrow f = 4'b0111 (f = 5-(-2) = 7)$