

### **01 Introduction to Digital Systems**


- What are digital systems?
- Digital functions
- Truth tables and logic symbols
- Analysis of simple logic networks
- Timing diagram


## What are digital systems?

- Systems that <u>store</u> and <u>process</u> digital data.
- Digital data: two possible states/values
   0 = FALSE (F) = Low voltage (L)
   1 = TRUE (T) = High voltage (H)
   also called binary data.
- Modern implementation use <u>voltages</u> to indicate logic 0 (Ground) or logic 1 (+V).










## <u>Digital functions</u> (binary functions):

Binary numbers and binary function:


$$f2(a, b) = ab$$

a, b are <u>variables</u> and f2 a <u>function</u>.

f2 transforms binary numbers to binary num.




## <u>Digital functions</u> (binary functions):



#### real-valued function


$$f1(x, y) = x^2 + y^2 + xy + 2$$

infinitely many (x, y) possible



### binary function

## <u>Digital functions</u> (binary functions):



а	b	f2
0	0	0
0	1	0
1	0	0
1	1	1

### **Truth Table**

A table that lists all possible inputs to a function and the corresponding output

Truth table completely describes the function

### Some famous functions:


а	b	f = a·b
0	0	0
0	1	0
1	0	0
1	1	1

### AND

use dot (.) or nothing for AND

$$f = a \cdot b$$

**EQUATION** 



**DIAGRAM** 

#### **TRUTH TABLE**


### OR

а	b	f = a+b
0	0	0
0	1	1
1	0	1
1	1	1

use plus (+) for OR

$$f = a + b$$

**EQUATION** 



**DIAGRAM** 

**TRUTH TABLE** 


### Some famous functions:

а	b	f = a·b
0	0	0
0	1	0
1	0	0
1	1	1

### **AND**

$$f = a \cdot b$$

### AND gate symbol




### OR

а	b	f = a+b
0	0	0
0	1	1
1	0	1
1	1	1

$$f = a+b$$


### OR gate symbol



# NOT (invert) function:

input x can be either 0 or 1

X	NOT x
0	1
1	0





SO MANY equation symbols for NOT:


- We'll use them all interchangeably


### Gate symbols: gate = computing element















------ OR gates -----

$$x \longrightarrow \overline{x}$$

----- NOT gate (also called an INVERTER) ------

### Even more gates:

## XOR: (exclusive-or) → why the name?




XNOR: XNOR is XOR followed by a NOT

$$x_1 \longrightarrow f = \overline{x_1 \oplus x_2}$$

# Even more gates 2: Buffer or Follower (BUF): output = input

[BV]



Graphical symbol

Truth table

Х	f
0	0
1	1

## 裳

### Tri-state buffers:

- Sometimes we want to momentarily disconnect or disable output of a gate.

 When gate is disabled, it no longer gives out voltage, hence no longer supplying logic level. We call this state <u>float</u>, <u>high-impedance</u>, <u>in-tri-state</u>, <u>high-Z</u>, <u>Z</u>.

- Called <u>tri-state</u> because output can be 0, 1, or Z. (3 possible values)



### Tri-state buffers:

- They are buffers which have enable input
- When enable is on, they act like buffers.
- When enable is off, their outputs are disconnected from the buffer output

enable	input	output
0	0	Z
0	1	Z
1	0	0
1	1	1



tri-state buffer truth table

### Gate symbol list:

Name	Graphic symbol	Algebraic function	Truth table
AND	<i>x F</i>	F = xy	$\begin{array}{c cccc} x & y & F \\ \hline 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \\ \end{array}$
OR	$x \longrightarrow F$	F = x + y	$\begin{array}{c cccc} x & y & F \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \end{array}$
Inverter	x F	F = x'	$\begin{array}{c c} x & F \\ \hline 0 & 1 \\ 1 & 0 \end{array}$
Buffer	<i>x</i> —— <i>F</i>	F = x	$\begin{array}{c c} x & F \\ \hline 0 & 0 \\ 1 & 1 \end{array}$
NAND	<i>x</i>	F = (xy)'	$\begin{array}{c cccc} x & y & F \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ \end{array}$
NOR	$x \longrightarrow F$	F = (x + y)'	$\begin{array}{c cccc} x & y & F \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \\ \end{array}$
Exclusive-OR (XOR)	$x \longrightarrow F$	$F = xy' + x'y$ $= x \oplus y$	$\begin{array}{c cccc} x & y & F \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ \end{array}$
Exclusive-NOR or equivalence	$y \longrightarrow F$	$F = xy + x'y'$ $= (x \oplus y)'$	$\begin{array}{c cccc} x & y & F \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \\ \end{array}$



Fig. 2-5 Digital logic gates


### Viewing Digital Data

### Digital Signals (waveforms / timing diagram)


- signal: a function of time
- digital signal: value of function is 0 or 1

0 = low, 1 = high

Example: Buying a 25-Baht BTS Ticket




## Timing diagram / waveforms / signals:



## 裳

### What does the following implement?




by following gates: g = a' + b by listing all combinations:

а	b	g
0	0	1
0	1	1
1	0	0
1	1	1

## How to read "NOT" or inverted signals:

Example: WRITE signal is generated



### **Bad interpretation**:

- 1. NOT WRITE is 1, so it is TRUE, so it is not writing.
- 2. NOT WRITE is 0, so it is FALSE, so it is not not writing, so it is not-not write, so it is writing, yes? no? maybe?

### Good interpretation:

WRITE signal is <u>asserted</u> (is true) when the logic is 0. This is called an *asserted low* or *active low* signal. So, WRITE means writing occurs when WRITE is low (0).

## Names for inverted signals:

Example: WRITE signal is generated

WRITE 0


What to call  $\overline{\text{WRITE}}$  when it is asserted (0):

- WRITE is asserted
- WRITE is active

What to call WRITE when it is not asserted (1):

- WRITE is de-asserted or deasserted
- WRITE is inactive
- WRITE is negated

### Real gates have propagation delay:



Input and output signals at an <u>inverter</u> (NOT gate):

 $\rightarrow$  When  $V_{in} = 1$ ,  $V_{out} = 0$ 

 $\rightarrow$  When  $V_{in} = 0$ ,  $V_{out} = 1$  but...

V<sub>out</sub> does not respond to change in V<sub>in</sub> immediately

The time it takes to respond to change in input is called propagation delay.

 $t_{pHL}$  = high $\rightarrow$ low prop. delay  $t_{pLH}$  = low $\rightarrow$ high prop. delay

HL or LH? → Look at output!

[Source: Givone (G)]

## Logic-only design:

When we first design or analyze the circuit in this class, we will assume that propagation delay is zero. Focus on logic.

We will worry about propagation delay later.

More on how to get real propagation delay information later.

## Propagation Delay (cont):

- Real circuits have propagation delay

→ Real circuits takes time to compute something. Changes don't happen instantaneously.

## More complex computation = longer time

-  $t_{pLH}$  may <u>not</u> be equal to  $t_{pHL}$ 


Good designs <u>reduce the larger one</u>, even at the expense of smaller one (why later)

### Noise and noise margins:


- → Real circuits have noise.
- → Real gates have noise margins.


### Sources of noise:

- 1. EMI from other gates
- 2. Noisy power supply
- 3. Cosmic ray (really!) etc.



[G]





Exercise: Calculate low/high noise margins for some technologies

## Logic-only design:

We will not cover the topic of noise and interference in this class.

It is a very big topic - enough for several more courses. -- topic is called <u>signal</u> integrity.