Code Verification Using Symbolic Execution

(Week 7)

Yulei Sui

School of Computer Science and Engineering University of New South Wales, Australia

```
void main(int argv){
       foo(x)
  void foo(int x){
       int y;
       if(x > 10) {
           v = x + 1:
       else {
           v = 10:
10
11
       svf_assert(v >= x + 1):
12
13 }
```


Source code


```
define void @foo(i32 %x) #0 {
2 entry:
    %cmp = icmp ugt i32 %x, 10
    br i1 %cmp, label %if.then, label %if.else
6 if then:
   %add = add i32 %x. 1
  br label %if.end
10 if else:
    br label %if.end
11
12
13 if.end: = %if.else, %if.then
    %y.0 = phi i32 [%add, %if.then], [10, %if.else]
14
\% %add1 = add i32 %x. 1
16
  %cmp2 = icmp uge i32 %v.0, %add1
17 call void @svf_assert(i1 zeroext %cmp2)
    ret void
18
19 }
```

LLVM IR

```
1 define void @foo(i32 %x) #0 {
2 entry:
    %cmp = icmp ugt i32 %x. 10
    br i1 %cmp, label %if.then, label %if.else
6 if then:
    %add = add i32 %x. 1
    br label %if.end
10 if.else:
    br label %if.end
  if.end: = %if.else, %if.then
    %v.0 = phi i32 [%add, %if.then], [10, %if.else]
    %add1 = add i32 %x. 1
    %cmp2 = icmp uge i32 %v.0. %add1
    call void @svf_assert(i1 zeroext %cmp2)
    ret void
18
19 }
```


LLVM IR






Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.then branch)

The values of Z3 expressions for each SVFVar after analyzing GlobalICFGNode0



Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.then branch)

Code for handling CmpStmt has been implemented in the HandleNonBranch() function.




Verifying ICFG path: $0 \to 1 \to 2 \to 3 \to 4 \to 6 \to 7 \to 8 \to 9 \to \textit{svf_assert}$ (if.then branch)

Analyzing IntralCFGNode2 {fun: foo}

CmpStmt: [Var8 \leftarrow (Var7 pred34 Var9)]

%cmp = icmp ugt i32 %x, 10



```
Algorithm 1: 3 handleIntra(intraEdge)
```

```
2 if intraEdge.getCondition() &&
|handleBranch(intraEdge) then
4 | return false;
```


6 else

return true;

Algorithm 2: handleBranch(intraEdge)

```
cond = intraEdge.getCondition();
succ = intraEdge.getSuccessorCondValue();
getSolver().push();
addToSolver(cond == succ);
res = getSolver().check();
getSolver().pop();
if res == unsat then
left return false;
left successorCondValue();
setSolver().push();
res = getSolver().check();
left res == unsat then
left return false;
left successor cond == su
```

Note: getSolver().push() creates a new stack frame for maintaining the newly added Z3 constraints.



Algorithm 3: 3 handleIntra(intraEdge)

Algorithm 4: handleBranch(intraEdge)

addToSolver(cond == succ):

return true:

else


Note: getSolver().pop() pops out the top stack frame, which contains the Z3 constraint cond == succ.

```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt: [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                  IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x, 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                  IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
                                   %add1 = add i32 %x. 1
                                  IntraICEGNode9 (fun: foo)
                          CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                           ICFG
                                  CallICFGNode10 (fun: foo)
                               call void svf assert(i1 %cmp2)
```

Algorithm 5: 3 handleIntra(intraEdge)

Algorithm 6: handleBranch(intraEdge)

1 cond = intraEdge.getCondition():



Verifying ICFG path: $0 \to 1 \to 2 \to 3 \to 4 \to 6 \to 7 \to 8 \to 9 \to \textit{svf_assert}$ (if.then branch)

Branch IntraCFGEdge: [ICFGNode4 ← ICFGNode3] branchCondition: %cmp = icmp ugt i32 %x. 10


(= ValVar8 1)

This conditional ICFGEdge is **feasible**!!

```
AddrStmt; [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                               AddrStmt: [Var4 <-- Var5] foo
                                FunEntryICEGNode1 (fun: foo)
                                 IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x. 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if,then, label %if,else
           IntraICEGNode4 (fun: foo)
RinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x, 1
        IntraICFGNode6 {fun: foo}
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             hr label %if end
                                                          br label %if.end
                                 IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode6], [Var9, ICFGNode15])]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNodes (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 oncode13 var12)]
                                   %add1 = add i32 %x 1
                                  IntraICEGNode9 {fun: foo}
                         CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                          ICFG
                                 CallICFGNode10 {fun: foo}
                               call void syf assert(i1 %cmp2)
```

Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.then branch)

```
## Analyzing IntralCFGNode4 {fun: foo}
BinaryOPStmt: [Var11 ← (Var7 opcode13 var12)]
%add = add i32 %x, 1
```



Algorithm 7: 3 handleIntra(intraEdge)

- 2 if intraEdge.getCondition() &&
 !handleBranch(intraEdge) then
- 4 return false;
- 6 else
- handleNonBranch(edge);

```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt · [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                 IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x. 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                 IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
```

%add1 = add i32 %x, 1

IntraICFGNode9 [fun: foo]


CmpStmt: [Var18 <-- (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %v 0. %add1

CallICFGNode10 (fun: foo)
call void svf assert(i1 %cmp2)

```
ICFG
```

```
Algorithm 8: 3 handlePhi(intraEdge)
```




Verifying ICFG path: $0 \to 1 \to 2 \to 3 \to 4 \to 6 \to 7 \to 8 \to 9 \to \textit{svf_assert}$ (if.then branch)

```
-----SVFVar and Value-----
                      Value: NULL
ObiVar5 (0x7f000005)
ValVar4
                      Value: 0x7f000005
ValVar9
                      Value: 10
ValVar12
                      Value: 1
ValVar7
                      Value: 11
ValVar8
                      Value: 1
ValVar11
                      Value: 12
ValVar16
                      Value: 12
```

Analyzing IntraICFGNode7 {fun: foo}

PhiStmt: [Var16 ← ([Var11, ICFGNode6], [Var9, ICFGNode15])]
%v.0 = phi i32 [%add, %if.then], [10, %if.else]



Verifying ICFG path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow

 $6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf}_\textit{assert}$ (if.then branch)

```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                       Value: NULL
ValVar4
                       Value: 0x7f000005
ValVar9
                       Value: 10
ValVar12
                       Value: 1
ValVar7
                      Value: 11
ValVar8
                      Value: 1
ValVar11
                      Value: 12
ValVar16
                      Value: 12
ValVar17
                      Value: 12
```


Analyzing IntralCFGNode8 {fun: foo}

 $BinaryOPStmt: [Var17 \leftarrow (Var7 \ opcode13 \ var12)]$

%add1 = add i32 %x, 1

AddrStmt: [Var9 <-- Var3] i32 10 AddrStmt: [Var12 <-- Var20] i32 1 AddrStmt · [Var4 <-- Var5] foo FunEntryICEGNode1 (fun: foo) IntraICEGNode2 (fun: foo) CmpStmt: [Var8 <-- (Var7 pred34 Var9)] %cmp = icmp ugt i32 %x 10 IntraICEGNode3 (fun: foo) BranchStmt: [Condition Var8] br il %cmp, label %if.then, label %if.else IntraICEGNode4 (fun: foo) BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)] %add = add i32 %x, 1 IntraICFGNode6 [fun: foo] IntraICFGNode5 {fun: foo} BranchStmt: [Unconditional branch] BranchStmt: [Unconditional branch] br label %if.end br label %if.end IntraICFGNode7 {fun: foo} PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)] %v.0 = phi i32 [%add, %if.then], [10, %if.else] IntraICEGNode8 (fun: foo) BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)] %add1 = add i32 %x. 1IntraICEGNode9 (fun: foo) CmpStmt: [Var18 <-- (Var16 pred35 Var17)] %cmp2 = icmp uge i32 %v.0. %add1 **ICFG** CallICFGNode10 (fun: foo) call void svf assert(i1 %cmp2)

Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.then branch)



Analyzing IntralCFGNode9 {fun: foo}

CmpStmt: [Var18 \leftarrow (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %y.0, %add1

AddrStmt · [Var9 <-- Var3] i32 10 AddrStmt: [Var12 <-- Var20] i32 1 AddrStmt · [Var4 <-- Var5] foo FunEntryICEGNode1 (fun: foo) IntraICEGNode2 (fun: foo) CmpStmt: [Var8 <-- (Var7 pred34 Var9)] %cmp = icmp ugt i32 %x 10 IntraICEGNode3 (fun: foo) BranchStmt: [Condition Var8] br i1 %cmp, label %if,then, label %if,else IntraICEGNode4 (fun: foo) BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)] %add = add i32 %x, 1 IntraICFGNode6 [fun: foo] IntraICFGNode5 {fun: foo} BranchStmt: [Unconditional branch] BranchStmt: [Unconditional branch] br label %if.end br label %if.end IntraICFGNode7 {fun: foo} PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)] %v.0 = phi i32 [%add, %if.then], [10, %if.else]IntraICEGNode8 (fun: foo) BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)] %add1 = add i32 %x. 1IntraICEGNode9 (fun: foo) CmpStmt: [Var18 <-- (Var16 pred35 Var17)] %cmp2 = icmp uge i32 %v.0. %add1 ICFG CallICFGNode10 (fun: foo) call void svf_assert(i1 %cmp2)

Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.then branch)

SVFVar and	Value		
ObjVar5 (0x7f000005)	Value: NULL		
ValVar4	Value: 0x7f000005		
ValVar9	Value: 10		
ValVar12	Value: 1		
ValVar7	Value: 11		
ValVar8	Value: 1		
ValVar11	Value: 12		
ValVar16	Value: 12		
ValVar17	Value: 12		
ValVar18	Value: 1		

The assertion is successfully verified!!

START:
$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$$

```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt · [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                  IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x, 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                  IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
                                   %add1 = add i32 %x. 1
                                  IntraICEGNode9 (fun: foo)
                          CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                           ICFG
                                  CallICFGNode10 (fun: foo)
                               call void svf assert(i1 %cmp2)
```

```
Algorithm 9: 3 handleIntra(intraEdge)
```


- if intraEdge.getCondition() && |handleBranch(intraEdge) then
- 4 return false;
- 6 else
- 8 | handleNonBranch(edge);

Algorithm 10: handleBranch(intraEdge)

```
1 cond = intraEdge.getCondition();
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push();
4 addToSolver(cond == succ);
5 res = getSolver().check();
6 getSolver().pop();
7 if res == unsat then
```

- 9 else
- addToSolver(cond == succ);
 return true;


return false:



Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.else branch)

Branch IntraCFGEdge: [ICFGNode4 ← ICFGNode3]
branchCondition: %cmp = icmp ugt i32 %x, 10
(= ValVar8 0)
This conditional ICFGEdge is feasible!!

In this path, ValVar8's value is chaged to 0, therefore. ValVar7's value is chaged to 10.




Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.else branch)

Analyzing IntraICFGNode7 {fun: foo}

```
PhiStmt: [Var16 ← ([Var11, ICFGNode6], [Var9, ICFGNode5])]
```

%y.0 = phi i32 [%add, %if.then], [10, %if.else]



Verifying ICFG path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow


 $7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf}_\textit{assert}$ (if.else branch)

```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                     Value: NULL
ValVar4
                      Value: 0x7f000005
ValVar9
                     Value: 10
ValVar12
                      Value: 1
ValVar7
                     Value: 11
ValVar8
                     Value: 1
ValVar16
                     Value: 10
ValVar17
                     Value: 11
ValVar18
                      Value: 0
```


Analyzing IntralCFGNode9 {fun: foo}

CmpStmt: [Var18 \leftarrow (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %y.0, %add1



Verifying ICFG path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.else branch)



The assertion fails!!

START:
$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$$

```
int foo(int p) {
   return p;
}

int main(int argc) {
   int x;
   int y;
   x = foo(3); // ctx_7
   y = foo(argc); // ctx_8
   assert(y == argc);
}
```

```
ctx_7: context calling foo at \ell_7 ctx_8: context calling foo at \ell_8
```

```
int foo(int p) {
    return p;
}
int main(int argc) {
    int x;
    int y;
    x = foo(3); // ctx_7
    y = foo(argc); // ctx_8
    assert(y == argc);
}
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

```
One Concrete Execution
           (Concrete states)
            One execution:
argc :
push calling context (calling foo at \ell_7)
calling context pop (returning from foo at \ell_2)
           3
push calling context (calling foo at \ell_8)
           0
  р
pop calling context (returning from foo \ell_2)
```

0

```
int foo(int p) {
    return p;
}

int main(int argc) {
    int x;
    int y;
    x = foo(3); // ctx_7
    y = foo(argc); // ctx_8
    assert(y == argc);
}
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

One Concrete Execution (Concrete states)

One execution:

 $\begin{array}{lll} {\rm argc} & : & 0 \\ {\rm push \ calling \ context \ (calling \ foo \ at \ \ell_7)} \\ {\rm p} & : & 3 \\ {\rm calling \ context \ pop \ (returning \ from \ foo \ at \ \ell_2)} \\ {\rm x} & : & 3 \\ {\rm push \ calling \ context \ (calling \ foo \ at \ \ell_8)} \\ {\rm p} & : & 0 \\ {\rm pop \ calling \ context \ (returning \ from \ foo \ \ell_2)} \end{array}$

Symbolic Execution (Symbolic states)

One execution:

argc : getZ3Expr(argc) push calling context (calling foo at ℓ_7) ctx_7_p : 3 pop calling context (returning from foo at ℓ_2) x : getZ3Expr(p, ctx_7) push calling context (calling foo at ℓ_8) ctx_8_p : getZ3Expr(argc) pop calling context (returning from foo ℓ_2) y : getZ3Expr(p, ctx_8)

0

```
1 int foo(int p) {
      return p;
  int main(int argc) {
    int x:
    int v:
    x = foo(3): // ctx 7
    v = foo(argc); // ctx_8
    assert(v == argc);
10 }
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

```
One Concrete Execution
   (Concrete states)
```

```
Symbolic Execution
 (Symbolic states)
```

```
One execution:
                                                            One execution:
                                                           : getZ3Expr(argc)
argc
                                                 argc
push calling context (calling foo at \ell_7)
                                                push calling context (calling foo at \ell_7)
                                                ctx_7_p: 3
calling context pop (returning from foo at \ell_2)
           3
push calling context (calling foo at \ell_8)
```

```
pop calling context (returning from foo at \ell_2)
            : getZ3Expr(p, ctx_7)
push calling context (calling foo at \ell_8)
```

ctx_8_p : getZ3Expr(argc) pop calling context (returning from foo ℓ_2)

: getZ3Expr(p, ctx_8)

Checking non-existence of counterexamples:

$\psi(N_1) \wedge \psi(N_2) \wedge \ldots \psi(N_i) \wedge eg \psi(Q)$	Satisfiability	Counterexample
$\texttt{ctx_7_p} \equiv \texttt{3} \land \texttt{x} \equiv \texttt{ctx_7_p} \land \texttt{ctx_8_p} \equiv \texttt{argc} \land \texttt{y} \equiv \texttt{ctx_7_p} \land \texttt{y} \neq \texttt{argc}$	unsat	Ø

pop calling context (returning from foo ℓ_2)

foo's argument p needs to be differentiated and renamed as ctx_7_p and ctx_8_p due to two calling contexts, ctx_7 and ctx_8 to mimic the runtime call stack which holds the local variable p.

: 0

```
int foo(int p) {
   return p;
}

int main(int argc) {
   int x;
   int y;
   x = foo(3);
   y = foo(argc);
   svf_assert(y == argc);
}
```

Source code

```
define i32 @foo(i32 %p) #0 {
  entry:
    ret i32 %p
}

define i32 @main(i32 %argc) #0 {
  entry:
    %call = call i32 @foo(i32 3)
    %call1 = call i32 @foo(i32 %argc)
    %cmp = icmp eq i32 %call1, %argc
    call void @svf_assert(i1 zeroext %cmp)
    ret i32 0
}
```

LLVM IR

```
define i32 @foo(i32 %p) #0 {
entry:
    ret i32 %p
}

define i32 @main(i32 %argc) #0 {
entry:
    %call = call i32 @foo(i32 3)
    %call1 = call i32 @foo(i32 %argc)
    %cmp = icmp eq i32 %call1, %argc
call void @svf_assert(i1 zeroext %cmp)
ret i32 0
}
```


LLVM IR

FunEntryICFGNode4 {fun: main} FunEntryICFGNode1 {fun: foo} CallICEGNode5 (fun: main) CallPF: [Var7 <-- Var14] IntraICFGNode2 (fun: foo) %call = call i32 @foo(i32 3) ret i32 %p 0v146e3df80 FunExitICEGNode3 (fun: foo) RetICFGNode6 {fun: main} PhiStmt: [Var6 <-- ([Var7, ICFGNode2],)] RetPE: [Var13 <-- Var6] %call = call i32 @foo(i32 3) ret i32 %n 0x146e3df80 0x146e3e040 CallICEGNode7 (fun: main) CallPE: [Var7 <-- Var12] %call1 = call i32 @foo(i32 %argc) 0v146e3e040 RetICEGNode8 (fun: main) RetPF: [Var15 <-- Var6] %call1 = call i32 @foo(i32 %argc) IntraICFGNode9 [fun: main] CmpStmt: [Var16 <-- (Var15 pred32 Var12)] %cmp = icmp eq i32 %call1, %argc ICEG CallICEGNode10 (fun: main)

GlobalICFGNode0


CopyStmt: [Varl <-- Var0] ptr null
AddrStmt: [Var2] <-- Var3] i32 0
AddrStmt: [Var14 <-- Var30] i32 3
AddrStmt: [Var4 <-- Var5] i32 3
AddrStmt: [Var4 <-- Var5] swap
AddrStmt: [Var4 <-- Var10] main
AddrStmt: [Var4 <-- Var10] swf assert

call void svf assert(i1 %cmp)





```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        Value: NIII.I.
ObiVar10 (0x7f00000a)
                       Value: NULL
ObiVar19 (0x7f000013)
                       Value: NULL
ValVar0
                        Value: NULL
ValVar1
                       Value: NIII.I.
ValVar21
                       Value: 0
ValVar14
                       Value: 3
ValVar4
                       Value: 0x7f000005
ValVar9
                        Value: 0x7f00000e
ValVar18
                        Value: 0x7f00001d
```


The values of Z3 expressions for each SVFVar after analyzing GlobalICFGNode0 (use printExprValues() to print SVFVars and their Values)




Algorithm 11: 2 translatePath(path) foreach $edge \in path do$ if IntraEdge ← dvn_cast(IntraCFGEdge)(edge) then if handleIntra(IntraEdge) == false then return false: 10 else if CallEdge \leftarrow dyn_cast(CallCFGEdge)(edge) then handleCall(CallEdge): 12 14 else if RetEdge ← dvn_cast(RetCFGEdge)(edge) then handleRet(RetEdge): 16 18 else assert(false &&"what other edges we have?"): 21 return true:








State of callstack after processing call edge between CallCFGNode5 and FunEntrylCFGNode1





```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        TIHM . aufeV
ObjVar10 (0x7f00000a)
                        Value: NULL
ObiVar19 (0x7f000013)
                        Value: NIII.I.
ValVar0
                        Value: NIII.I.
ValVar1
                        Value: NIII.I.
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                        Value: 0x7f000005
ValVar9
                        Value: 0x7f00000e
ValVar18
                        Value: 0x7f00001d
+ValVar7 (ctr:[5])
                        Value: 3
```

The values of Z3 expressions for each SVFVar after analyzing CallICFGNode5
ValVar7 (ctx: [5]) has value 3




ret i32 %p instruction. Nothing needs to be done. Continue.





```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        Value: NIII.I.
ObiVar10 (0x7f00000a)
                        Value: NULL.
ObiVar19 (0x7f000013)
                        Value: NULL
ValVar0
                        Value: NULL
ValVar1
                        I IIIM · outleV
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                        Value: 0x7f000005
ValVar9
                        Value: 0x7f00000e
ValVar18
                        Value: 0x7f00001d
ValVar7 (ctx:[5])
                        Value: 3
+ValVar6 (ctx:[5])
                        Value: 3
```

The values of Z3 expressions for each SVFVar after analyzing FuncExitICFGNode3
ValVar6 (ctx: [5]) has value 3



```
Algorithm 14: handleRet(retEdge)

rhs(getCtx());

if retPE ← retEdge.getRetPE() then

popCallingCtx();

if retPE ← retEdge.getRetPE() then

popCallingCtx();

if retPE ← retEdge.getRetPE() then

| lhs ← getZ3Expr(retPE.getLHSVarID());


addToSolver(lhs == rhs);

return true;

Note:retPE.getRHSVarID() returns ValVar6


getZ3Expr(ValVar6) binds ValVar6 with the current con-
```


text and returns the Z3 Expression for ValVar6 (ctx: [5])



```
Algorithm 15: handleRet(retEdge)
 rhs(getCtx()):
 if retPE ← retEdge.getRetPE() then
   rhs ← getZ3Expr(retPE.getRHSVarID());
 popCallingCtx();
 if retPE ← retEdge.getRetPE() then
   lhs ← getZ3Expr(retPE.getLHSVarID());
   addToSolver(lhs == rhs):
  return true:
       pop out
   popCallingCtx()
              a sequence of ICFGNodes represented by their IDs
  callstack
            matching
 0×151642980
                        0×151642980
```


State of callstack while processing return edge from FunExitICFGNode3 to RetICFGNode6







```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                       Value. MIII I
ObiVar10 (0x7f00000a)
                       Value: NULL
ObjVar19 (0x7f000013)
                       Value: NULL
ValVar0
                       Value: NIII.I.
ValVar1
                       Value: NIII.I.
ValVar21
                       Value: 0
ValVar14
                       Value: 3
ValVar4
                       Value: 0x7f000005
ValVar9
                       Value: 0x7f00000e
ValVar18
                       Value: 0x7f00001d
ValVar7 (ctx:[5])
                       Value: 3
ValVar6 (ctx:[5])
                       Value: 3
ValVar13
                       Value: 3
The values of Z3 expressions for each SVFVar
```


after analyzing RetICFGNode6








State of callstack after processing call edge between CallCFGNode7 and FunEntrylCFGNode1




```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        Value: NIII.I.
ObiVar10 (0x7f00000a)
                        TIIIM · aufeV
ObiVar19 (0x7f000013)
                        Value: NULL
Val VarO
                        Value: NIII.I.
ValVar1
                        Value: NIII.I.
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                        Value: 0x7f000005
                        Value: 0x7f00000e
PreViev
                        Value: 0x7f00001d
ValVar18
ValVar7 (ctx:[5])
                        Value: 3
ValVar6 (ctx:[5])
                        Value: 3
ValVar13
                        Value 3
+ValVar12
                        Value: 0
+ValVar7 (ctx:[7])
                        Value: 0
```


The values of Z3 expressions for each SVFVar after analyzing CallICFGNode7

- * ValVar12 is not initialized in the program, thus is evaluated as 0
- * ValVar7 (ctx:[7]) has value 0




ret i32 %p instruction. Nothing needs to be done. Continue.





```
-----SVEVar and Value-----
ObiVar5 (0x7f000005)
                        Value. MIII I
ObiVar10 (0x7f00000a)
                        Value: NULL
ObiVar19 (0x7f000013)
                        Value: NIII.I.
Val VarO
                        Value: NIII.I.
ValVar1
                        Value: NULL
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                        Value: 0x7f000005
ValVar9
                        Value: 0x7f00000e
ValVar18
                        Value: 0x7f00001d
ValVar7 (ctx:[5])
                        Value: 3
ValVar6 (ctx:[5])
                        Value: 3
ValVar13
                        Value: 3
ValVar12
                        Value: 0
ValVar7 (ctx:[7])
                        Value: 0
+ValVar6 (ctx:[7])
                        Value: 0
```

The values of Z3 expressions for each SVFVar after analyzing FuncExitICFGNode3
ValVar6 (ctx:[7]) has value 0



```
Algorithm 19: handleRet(retEdge)

rhs(getCtx());

if retPE ← retEdge.getRetPE() then

popCallingCtx();

if retPE ← retEdge.getRetPE() then

popCallingCtx();

if retPE ← retEdge.getRetPE() then

handleRet(retPE.getRHSVarID());


addToSolver(lhs == rhs);

return true;

Note:retPE.getRHSVarID() returns ValVar6
```


getZ3Expr(ValVar6) binds ValVar6 with the current con-


text and returns the Z3 Expression for ValVar6 (ctx:[7])



```
Algorithm 20: handleRet(retEdge)
 rhs(getCtx()):
 if retPE ← retEdge.getRetPE() then
   rhs ← getZ3Expr(retPE.getRHSVarID()):
 popCallingCtx();
 if retPE ← retEdge.getRetPE() then
   lhs ← getZ3Expr(retPE.getLHSVarID());
   addToSolver(lhs == rhs):
  return true:
       pop out
   popCallingCtx()
              a sequence of ICFGNodes represented by their IDs
  callstack
            matching
 0x146e3e040 ∢-----
                        0x146e3e040
```


State of callstack while processing return edge from FunExitICFGNode3 to RetICFGNode8






```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        Value: NULL
ObjVar10 (0x7f00000a)
                        Value: NIII.I.
ObiVar19 (0x7f000013)
                       Value: MIII I
ValVar0
                       Value: NULLI.
ValVari
                       Value: MIII I
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                       Value: 0x7f000005
ValVar9
                       Value: 0x7f00000e
ValVar18
                       Value: 0x7f00001d
ValVar7 (ctx:[5])
                       Value: 3
ValVar6 (ctx:[5])
                       Value: 3
ValVar13
                       Value: 3
ValVar12
                       Value: 0
ValVar7 (ctx:[7])
                       Value: 0
ValVar6 (ctx:[7])
                       Value: 0
+ValVar15
                       Value: 0
 The values of Z3 expressions for each SVFVar
```

The values of Z3 expressions for each SVFVar after analyzing RetICFGNode8



```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        Value: NULL
ObiVar10 (0x7f00000a)
                        Value: NULL
ObiVar19 (0x7f000013)
                        Value: NIII.I.
ValVar0
                        Value: NIII.I.
ValVar1
                        Value: NIII.I.
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                        Value: 0x7f000005
ValVar9
                        Value: 0x7f00000e
ValVar18
                        Value: 0x7f00001d
ValVar7 (ctx:[5])
                        Value: 3
ValVar6 (ctx:[5])
                        Value: 3
ValVar13
                        Value: 3
ValVar12
                        Value: 0
ValVar7 (ctx:[7])
                       Value: 0
ValVar6 (ctx:[7])
                       Value: 0
ValVar15
                        Value: 0
+ValVar16
                        Value: 1
```

The values of Z3 expressions for each SVFVar after analyzing IntraICFGNode9



```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                        I IIIM · arr [eV
ObiVar10 (0x7f00000a)
                        Value. MIII I
ObiVar19 (0x7f000013)
                        Value: NULL
ValVar0
                        Value: NIII.I.
ValVar1
                        Value: NIII.I.
ValVar21
                        Value: 0
ValVar14
                        Value: 3
ValVar4
                        Value: 0x7f000005
ValVar9
                        Value: 0x7f00000e
ValVar18
                        Value: 0x7f00001d
ValVar7 (ctx:[5])
                        Value: 3
ValVar6 (ctx:[5])
                        Value: 3
ValVar13
                        Value: 3
ValVar12
                        Value: 0
ValVar7 (ctx:[7])
                        Value: 0
ValVar6 (ctx:[7])
                        Value: 0
ValVar15
                        Value: 0
ValVar16
                        Value: 1
```

The assertion is successfully verified!!

START:
$$0 \rightarrow 4 \rightarrow 5 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 6 \rightarrow 7 \rightarrow 1 \rightarrow 2$$

 $\rightarrow 3 \rightarrow 8 \rightarrow 9 \rightarrow syt$ assert

What's next?

- (1) Understand SSE algorithms and examples in the slides
- (2) Finish implementing the automated translation from code to Z3 formulas using SSE and Z3SSEMgr in Assignment 2