
Code Verification Using Symbolic Execution

(Week 5)

Yulei Sui

School of Computer Science and Engineering University of New South Wales, Australia

Code Verification Using Static Symbolic Execution



Static Symbolic Execution (SSE)

- Automated analysis and testing technique that symbolically analyzes a program without runtime execution.
- Use symbolic execution to explore all program paths to find bugs and assertion validations.
- A static interpreter follows the program, assuming symbolic values for variables and inputs rather than obtaining actual inputs as normal program execution would.
- International Competition on Software Verification (SV-COMP): https://sv-comp.sosy-lab.org/

- Given a Hoare triple $P \{prog\} Q$,
 - P represents pre-condition,
 - prog is the program,
 - *Q* is the post-condition i.e., assertion(s) specifications.

- Given a Hoare triple P {prog} Q,
 - P represents pre-condition,
 - prog is the program,
 - *Q* is the post-condition i.e., assertion(s) specifications.

- Translate each $\forall path \in prog$ consisting of a sequence of ICFGNodes $path = [N_1, N_2, \dots, N_i, Q]$, from the entry node N_1 to an assertion Q on ICFG.
 - In Assignment-2, the node on each path appears at most once for verification.

- Translate each $\forall path \in prog$ consisting of a sequence of ICFGNodes $path = [N_1, N_2, \dots, N_i, Q]$, from the entry node N_1 to an assertion Q on ICFG.
 - In Assignment-2, the node on each path appears at most once for verification.
- SSE translates SVFStmts of each ICFGNode (except the last one) on each path into Z3 expressions and validate whether they conform to the assertion Q by proving non-existence of counterexamples (Week 4).
 - $\forall path \in prog : \psi_{path} = \psi(N_1) \land \psi(N_2) \land \dots \psi(N_i) \land \neg \psi(Q)$
 - Checking **unsat** of each ψ_{path} . A **sat** of ψ_{path} indicates that there exists at least one counterexample from the **model** from the z3 solver.

- Translate each $\forall path \in prog$ consisting of a sequence of ICFGNodes $path = [N_1, N_2, \dots, N_i, Q]$, from the entry node N_1 to an assertion Q on ICFG.
 - In Assignment-2, the node on each path appears at most once for verification.
- SSE translates SVFStmts of each ICFGNode (except the last one) on each path into Z3 expressions and validate whether they conform to the assertion Q by proving non-existence of counterexamples (Week 4).
 - $\forall path \in prog : \psi_{path} = \psi(N_1) \land \psi(N_2) \land \dots \psi(N_i) \land \neg \psi(Q)$
 - Checking **unsat** of each ψ_{path} . A **sat** of ψ_{path} indicates that there exists at least one counterexample from the **model** from the z3 solver.

```
\label{eq:points} \begin{array}{ll} \text{void main(int } x) \{ \\ & \text{assume(true)}; \\ & \text{if } (x > 10) \\ & y = x + 1; \\ & \text{else} \\ & y = 10; \\ & \text{assert} (y \ge x + 1); \end{array} \\ \begin{array}{ll} \psi_{\textit{path}_1} \colon \exists x \; \textit{true} \land \big( (x > 10) \land (y \equiv x + 1) \big) \land \neg (y \ge x + 1) \quad \text{(if branch)} \\ & \text{unsat (no counterexample found!)} \\ & \psi_{\textit{path}_2} \colon \exists x \; \textit{true} \land \big( (x \le 10) \land (y \equiv 10) \big) \land \neg (y \ge x + 1) \quad \text{(else branch)} \\ & \text{sat (a counterexample } x = 10 \; \text{found!)} \end{array}
```

Closed-World Programs and Assertion Checking

- If the program operates in a closed-world (value initializations are fixed and there are no inputs from externals and always has a single execution path), there is no need to find the existence of invalid inputs or counterexamples.
- For closed-world programs, only logical errors are verified against assertions, rather than finding the **counterexamples**. Simply checking satisfiability is **the same** as checking the non-existence of counterexamples.
 - Checking **unsat** of the $\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg \psi(Q)$.
 - Checking **sat** of the $\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \psi(Q)$.

```
void main(int x){
  x = 5:
                                    \psi_{path_1}: (if branch)
      if(x > 10)
                                    checking unsat of x \equiv 5 \land ((x > 10) \land (y \equiv x + 1)) \land \neg (y > x + 1)
                                    checking sat of x x \equiv 5 \land ((x > 10) \land (y \equiv x + 1)) \land (y \geq x + 1)
            v = x + 1:
     else
            v = 10:
                                    \psi_{path_2}: (else branch)
                                    checking unsat of x \equiv 5 \land ((x \le 10) \land (y \equiv 10)) \land \neg (y \ge x + 1)
   assert(y >= x + 1);
                                    checking sat of x \equiv 5 \land ((x \le 10) \land (y \equiv 10)) \land (y \ge x + 1)
```

Reachability Paths (Recall Assignment-1)

Algorithm 1: Context sensitive control-flow reachability

```
Input: curNode: ICEGNode snk: ICEGNode path: vector/ICEGNode) callstack: vector/SVFInstruction
         visited : set(ICFGNode, callstack):
                                // Argument curNode becomes to curEdge in Assignment-2
  dfs(curNode.snk)
    pair = (curNode, callstack);
    if pair ∈ visited then
        return:
    visited.insert(pair);
    path.push_back(curNode):
    if arc == ank then
      collectICFGPath(path):
                                 // collectAndTranslatePath in Assignment-2
    foreach edge ∈ curNode.getOutEdges() do
      if edge.isIntraCFGEdge() then
         dfs(edge.dst,snk);
11
      else if edge.isCallCFGEdge() then
12
         callstack.push_back(edge.getCallSite());
13
         dfs(edge.dst.snk):
14
         callstack.pop_back();
15
      else if edge.isRetCFGEdge() then
16
         if callstack \neq \emptyset && callstack.back() == edge.getCallSite() then
17
             callstack.pop_back();
18
             dfs(edge.dst.snk):
19
             callstack.push_back(edge.getCallSite());
20
         else if callstack == Ø then
21
             dfs(edge.dst.snk);
22
    visited.erase(pair);
    path.pop_back():
```

Overview of SSE Algorithms: Translate Paths into Z3 Formulas

```
Algorithm 2: translatePath(path)

foreach edge ∈ path do

if intra ← dyn.cast⟨Intra⟩(edge) then

if handleIntra(intra) == false then

return false

else if call ← dyn.cast⟨CallEdge⟩(edge) then

handleCall(call)

else if ret ← dyn.cast⟨RetEdge⟩(edge) then

handleRet(ret)

return true
```

Algorithm 3: handleIntra(intraEdge)

```
if intraEdge.getCondition() && !handleBranch(intraEdge)
then
traum false;
```

3 else

```
Algorithm 4: handleCall(callEdge)

expr_vector preCtxExprs(getCtx());

callPEs ← calledge → getCallPEs();

foreach callPE ∈ callPEs do

| preCtxExprs.push.back(rhs);

pushCallingCtx(calledge → getCallSite());

for i = 0; i < callPEs.size(); + + i do

| lhs ← getZ3Expr(callPEs[i] → getLHSVarID());

| addToSolver(lhs == preCtxExprs[i]);
```

Algorithm 5: handleRet(retEdge)

9 return true:

return true:

```
rhs(getCtx());;
if retPE ← retEdge.getRetPE() then

| rhs ← getZ3Expr(retPE.getRHSVarID());;
| popCallingCtx();;
| ffretPE ← retEdge.getRetPE() then
| lhs ← getZ3Expr(retPE.getLHSVarID());
| addToSolver(lhs == rhs);;
```

Handle Intra-procedural CFG Edges (handleIntra)

```
Algorithm 6: handleIntra(intraEdge)
 if intraEdge.getCondition() then
     if !handleBranch(intraEdge) then
        return false;
     else
        return handleNonBranch(intraEdge);
6 else
     return handleNonBranch(intraEdge);
  Algorithm 7: handleBranch(intraEdge)
1 cond = intraEdge.getCondition():
2 succ = intraEdge.getSuccessorCondValue():
3 getSolver().push():
4 addToSolver(cond == succ);
5 res = getSolver().check():
6 getSolver().pop():
7 if res == unsat then
     return false;
o else
     addToSolver(cond == succ):
     return true:
```

```
Algorithm 8: HandleNonBranch(intraEdge)
    dst ← intraEdge.getDstNode():
   src ← intraEdge.getSrcNode():
    foreach stmt ∈ dst.getSVFStmts() do
      if addr \leftarrow dyn_cast(AddrStmt)(stmt) then
         // handle AddrStmt
      else if copy ← dyn_cast(CopyStmt)(stmt) then
         // handle CopyStmt
      else if load \leftarrow dvn_cast(LoadStmt)(stmt) then
         // handle LoadStmt
      else if store ← dyn_cast(StoreStmt)(stmt) then
         // handle StoreStmt
10
11
      else if gep ← dvn_cast(GepStmt)(stmt) then
12
       // handle GepStmt
      else if binary ← dyn_cast(BinaryStmt)(stmt) then
13
       // handle BinaryStmt
14
      else if cmp \leftarrow dvn\_cast(CmpStmt)(stmt) then
15
         // handle CmpStmt
16
      else if phi ← dvn_cast(PhiStmt)(stmt) then
17
       // handle PhiStmt
18
      else if select ← dvn_cast(SelectStmt)(stmt) then
19
         // handle SelectStmt
20
21
```

```
1 void foo(int x) {
2   int y, z, b;
3   y = x;
4   // C-like CmpStmt
5   b = (x == y);
6   // C-like BinaryOPStmt
7   z = x + y;
8   assert(z == 2 * x)
9 }
```

void foo(int x) { int y, z, b; y = x; // C-like CmpStmt b = (x == y); // C-like BinaryOPStmt z = x + y; assert(z == 2 * x) }

One Concrete Execution (Concrete states)

```
x: 5
y: 5
b: 1
z: 10
```

Another execution:

```
x: 10
y: 10
b: 1
z: 20
```

One Concrete Execution (Concrete states)

```
void foo(int x) {
int y, z, b;
y = x;
// C-like CmpStmt
b = (x == y);
// C-like BinaryOPStmt
z = x + y;
assert(z == 2 * x)
}
```

Checking satisfiability using "getSolver().check()".

Checking non-existence of counterexamples: $\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg \psi(Q)$	Satisfiability
$y \equiv x \land b \equiv ite(x \equiv y, 1, 0) \land z \equiv x + y \land z \neq 2 * x$	unsat

One Concrete Execution (Concrete states)

```
void foo(int x) {
int y, z, b;
y = x;
// C-like CmpStmt
b = (x == y);
// C-like BinaryOPStmt
z = x + y;
assert(z == 2 * x)
}
```

```
Symbolic Execution
x :
                              (getZ3Expr(x) represents x's symbolic state)
h·
            10
7. :
                              x: getZ3Expr(x)
                              v : getZ3Expr(x)
  Another execution:
                              b: ite(getZ3Expr(x) \equiv getZ3Expr(y), 1, 0)
            10
                              z: getZ3Expr(x) + getZ3Expr(v)
x:
            10
b :
            20
```

In Assignment-2, we **only handle signed integers** including both positive and negative numbers and the assume that the program is **integer-overflow-free** in this assignment.

Pseudo-Code for Handling CMPSTMT

```
Algorithm 9: Handle CMPSTMT
1 op0 ← getZ3Expr(cmp.getOpVarID(0));
2 op1 ← getZ3Expr(cmp.getOpVarID(1));
3 res ← getZ3Expr(cmp.getResID()):
4 switch cmp.getPredicate() do
      case CmpInst :: ICMP_EQ do
         addToSolver(res == ite(op0 == op1.
           getCtx().int_val(1).getCtx().int_val(0)));
      case CmpInst :: ICMP_NE do
         addToSolver(res == ite(op0! = op1.
           getCtx().int_val(1).getCtx().int_val(0)));
      case CmpInst :: ICMP UGT do
         addToSolver(res == ite(op0 > op1.
           getCtx().int_val(1).getCtx().int_val(0)));
      case CmpInst :: ICMP_SGT do
         addToSolver(res == ite(op0 > op1.
           getCtx().int_val(1).getCtx().int_val(0)));
      case CmpInst :: ICMP_UGE do
17
         addToSolver(res == ite(op0 >= op1.
           getCtx().int_val(1), getCtx().int_val(0)));
20
```

Algorithm 10: Pseudo-Code for Handling CMPSTMT case CmpInst :: ICMP_SGE do addToSolver(res == ite(op0 >= op1, getCtx().int_val(1),getCtx().int_val(0))); case CmpInst :: ICMP_ULT do addToSolver(res == ite(op0 < op1, getCtx().int_val(1),getCtx().int_val(0))); case CmpInst :: ICMP_SLT do addToSolver(res == ite(op0 < op1, getCtx().int_val(1),getCtx().int_val(0))); case CmpInst :: ICMP_ULE do addToSolver(res == ite(op0 <= op1, getCtx().int_val(1),getCtx().int_val(0))); case CmpInst :: ICMP_ULE do addToSolver(res == ite(op0 <= op1, getCtx().int_val(1),getCtx().int_val(0))); case CmpInst :: ICMP_SLE do addToSolver(res == ite(op0 <= op1, label{documents} addToSolver(res == ite(op0 <= op1

getCtx().int_val(1).getCtx().int_val(0)));

Handle BINARYOPSTMT

Algorithm 10: Handle BINARYOPSTMT

```
1 op0 ← getZ3Expr(binary.getOpVarID(0));
2 op1 ← getZ3Expr(binary.getOpVarID(1));
3 res ← getZ3Expr(binary.getResID());
  switch binary.getOpcode() do
      case BinaryOperator :: Add do
         addToSolver(res == op0 + op1);
      case BinaryOperator :: Sub do
         addToSolver(res == op0 - op1);
      case BinaryOperator :: Mul do
         addToSolver(res == op0 \times op1);
      case BinaryOperator :: SDiv do
         addToSolver(res == op0/op1);
12
      case BinaryOperator :: SRem do
13
         addToSolver(res == op0%op1);
14
      case BinaryOperator :: Xor do
         addToSolver(int2bv(32, res) ==
           (int2bv(32, op0) \(\phi\) int2bv(32, op1)));
      case BinaryOperator :: And do
         addToSolver(int2bv(32.res) ==
           (int2by(32.op0)&int2by(32.op1))):
```

Algorithm 10: Handle BINARYOPSTMT

21

Example 2: Memory Operation

```
void foo(int x) {
   int* p;
   int y;

p = malloc(..);
   *p = x + 5;
   y = *p;
   assert(y==x+5);
}
```

Example 2: Memory Operation

```
void foo(int x) {
int* p;
int y;

p = malloc(..);
*p = x + 5;
y = *p;
assert(y==x+5);
}
```

Concrete Execution (Concrete states)

```
One execution:
    x : 10
    p : 0x1234
0x1234 : 15
    v : 15
```

Another execution:

```
x : 0
p : 0x1234
0x1234 : 5
y : 5
```

Example 2: Memory Operation

void foo(int x) { int* p; int y; p = malloc(..); *p = x + 5; y = *p; assert(y==x+5); }

```
Concrete Execution (Concrete states)
```

```
Symbolic Execution
  One execution:
                                         (Symbolic states)
            10
     : 0x1234
                                       : getZ3Expr(x)
                                 х
0x1234:
                                       : 0x7f000001
            15
                                         virtual address from
                                         getMemObjAddress(ObjVarID)
Another execution:
                            0x7f000001 : getZ3Expr(x) + 5
                                       : getZ3Expr(x) + 5
         0x1234
0x1234:
```

Checking non-existence of counterexamples:

$\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg \psi(Q)$	Satisfiability
$p \equiv 0x7f000001 \land y \equiv x + 5 \land y \neq x + 5$	unsat

Pseudo-Code for Handling Memory Operation

Algorithm 11: Handle ADDRSTMT

- $\texttt{1} \ \texttt{obj} \leftarrow \texttt{getMemObjAddress(addr.getRHSVarID());}$
- 2 lhs ← getZ3Expr(addr.getLHSVarID());
- 3 addToSolver(obj == lhs);

Algorithm 13: Handle STORESTMT

- 1 lhs \leftarrow getZ3Expr(store.getLHSVarID());
- $\mathbf{2}$ rhs \leftarrow getZ3Expr(store.getRHSVarID());
- 3 addToSolver(lhs == z3Mgr.storeValue(rhs));

Algorithm 12: Handle LOADSTMT

- $\textbf{1} \ \texttt{lhs} \leftarrow \texttt{getZ3Expr}(\texttt{load.getLHSVarID}());$
- $\textbf{2} \ \texttt{rhs} \leftarrow \texttt{getZ3Expr}(\texttt{load.getRHSVarID}());$
- 3 addToSolver(lhs == z3Mgr.loadValue(rhs));

Example 3: Field Access for Struct and Array

```
struct st{
    int a;
    int b;
}

void foo(int x) {
    struct st* p = malloc(..);
    q = &(p->b);
    *q = x;
    int k = p->b;
    assert(k == x);
}
```

Example 3: Field Access for Struct and Array

```
struct st{
    int a;
    int b;

void foo(int x) {
    struct st* p = malloc(..);
    q = &(p->b);
    *q = x;
    int k = p->b;
    assert(k == x);
}
```

```
Concrete Execution
 (Concrete states)
  One execution:
              10
            0x1234
\&(p \rightarrow b) : 0x1238
         : 0x1238
0x1238
           10
              10
 Another execution:
              20
            0x1234
&(p→b)
            0x1238
            0x1238
0x1238
              20
              20
```

Example 3: Field Access for Struct and Array Concrete Execution

```
struct st{
      int a:
3
      int b:
4
  void foo(int x) {
   struct st* p = malloc(..);
   q = &(p->b);
   *q = x:
   int k = p->b:
   assert(k == x):
11 }
```

```
(Concrete states)
                                        Symbolic Execution
  One execution:
                                         (Symbolic states)
               10
            0x1234
                                        getZ3Expr(x)
\&(p\rightarrow b)
            0x1238
                                        0x7f000001
            0x1238
                                         virtual address from
0x1238
               10
                                         getMemObjAddress(ObjVarID)
              10
                          \&(p\rightarrow b)
                                        0x7f000002
Another execution:
                                        0x7f000002
                                         field virtual address from
```

0x7f000002

k

0x1238 0x1238 20 20

 $\&(p\rightarrow b)$

The virtual address for modeling a field is based on the index of the field offset from the base pointer of a struct (nested struct will be flattened to allow each field to have a unique index)

20

0x1234

0x1238

getGepObjAddress(base, offset)

getZ3Expr(x)

getZ3Expr(x)

Example 3: Field Access for Struct and ArrayConcrete Execution

```
struct st{
   int a;
   int b;
}
void foo(int x) {
   struct st* p = malloc(..);
   q = &(p->b);
   *q = x;
   int k = p->b;
   assert(k == x);
}
```

```
(Concrete states)
One execution:
x : 10

Symbolic Execution
(Symbolic states)
```

q : 0x1238 virtual address from 0x1238 : 10

 ${\tt getMemObjAddress(ObjVarID)}$

k : 10 $\&(p\rightarrow b)$: 0x7f000002

Another execution: q : 0x7f000002

x : 20 field virtual address from p : 0x1234 getGepObjAddress(base, offset)

0x1238 : 20 k : 20

Checking non-existence of counterexamples:

$\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg \psi(Q)$	Satisfiability
$\texttt{p} \equiv \texttt{0x7f000001} \land \texttt{q} \equiv \texttt{0x7f000002} \land \texttt{k} \equiv \texttt{x} \land \texttt{k} \neq \texttt{x}$	unsat

Pseudo-Code for Handling Field Access (GEPSTMT)

Algorithm 13: Handle GEPSTMT

```
1 lhs \( \) getZ3Expr(gep.getLHSVarID());
2 rhs \( \) getZ3Expr(gep.getRHSVarID());
3 offset \( \) z3Mgr.getGepOffset(gep);
4 gepAddress \( \) z3Mgr.getGepDbjAddress(rhs, offset);
5 addToSolver(lhs \( === \) gepAddress);
```

Method getGepObjAddress supports both struct and array accesses using a base pointer and element index.

In ${\tt Assignment-2}, \textbf{we don't consider object byte sizes} \ {\tt and low-level incompatible type \ casting in}$

Assignment-2.

```
z3::expr Z3SSEMgr::getGepObjAddress(z3::expr pointer, u32_t offset) {
   NodeID obj = getInternalID(z3Expr2NumValue(pointer));
   // Find the baseObj and return the field object.
   // The indices of sub-elements of a nested aggregate object has been flattened
   NodeID gepObj = svfir->getGepObjVar(obj, offset);
   if (obj == gepObj)
        return getZ3Expr(obj);
   else
        return createExprForObjVar(SVFUtil::cast<GepObjVar>(svfir->getGNode(gepObj)));
}
```

```
1 void foo(int x){
2    if(x > 10) {
3       y = x + 1;
4    }
5    else {
6       y = 10;
7    }
8    assert(y >= x + 1);
9 }
```

```
void foo(int x){
    if(x > 10) {
        y = x + 1;
    }
    else {
        y = 10;
    }
    assert(y >= x + 1);
}
```

One Concrete Execution (concrete states)

```
One execution:
```

х: 20 у: 21

Another execution:

x:8 y:10

```
void foo(int x){
   if(x > 10) {
      y = x + 1;
}
else {
      y = 10;
}
assert(y >= x + 1);
}
```

```
One Concrete Execution Symbolic Execution (concrete states) (Symbolic states)
```

v: 10

Checking non-existence of counterexamples:

Path	$\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg \psi(Q)$	Satisfiability	Counterexample
$\ell_1 \rightarrow \ell_2 \rightarrow \ell_3 \rightarrow \ell_8$ (if.then branch)	$x > 10 \land y \equiv x + 1 \land y < x + 1$	unsat	Ø
$\ell_1 \rightarrow \ell_2 \rightarrow \ell_6 \rightarrow \ell_8$ (if.else branch)	$x \le 10 \land y \equiv 10 \land y < x + 1$	sat	$\{x: 10, y: 10\}$

Getting the potential counterexample via "getSolver().get_model()" after "getSolver().check()".

- ullet For the if branch, the assertion at ℓ_8 is valid, i.e., no counterexamples exist.
- For the else branch, the assertion at ℓ_8 is invalid. A counterexample is "x : 10, y : 10".

v:10

```
tooid foo(int x){
    int y;
    if(x > 10) {
        y = x + 1;
    }
    else {
        y = 10;
    }
    svf_assert(y >= x + 1);
}
```


Source code


```
define void @foo(i32 %x) #0 {
2 entry:
    %cmp = icmp ugt i32 %x, 10
    br i1 %cmp, label %if.then, label %if.else
6 if then:
    %add = add i32 %x, 1
   br label %if.end
10 if else:
    br label %if.end
12
13 if.end: = %if.else, %if.then
    %y.0 = phi i32 [%add, %if.then], [10, %if.else]
14
15
  %add1 = add i32 %x. 1
16 %cmp2 = icmp uge i32 %y.0, %add1
17 call void @svf_assert(i1 zeroext %cmp2)
18
    ret void
19 }
```

LLVM IR

```
1 define void @foo(i32 %x) #0 {
2 entry:
    %cmp = icmp ugt i32 %x, 10
    br i1 %cmp, label %if.then, label %if.else
6 if then:
    %add = add i32 %x, 1
    br label %if.end
  if.else:
    br label %if.end
12
  if.end: = %if.else, %if.then
    %y.0 = phi i32 [%add, %if.then], [10, %if.else]
    %add1 = add i32 %x. 1
    %cmp2 = icmp uge i32 %v.0. %add1
    call void @svf_assert(i1 zeroext %cmp2)
    ret void
18
19 }
```

LIVM IR






Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.then branch)

The values of Z3 expressions for each SVFVar after analyzing GlobalICFGNode0

```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt · [Var4 <-- Var5] foo
                                FunEntryICEGNode1 (fun: foo)
                                 IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x. 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
                                                          hr label %if.end
             br label %if.end
                                  IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
                                   %add1 = add i32 %x. 1
                                  IntraICEGNode9 (fun: foo)
                          CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                           ICFG
                                 CallICFGNode10 {fun: foo}
                               call void svf_assert(i1 %cmp2)
```

```
Verifying path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf\_assert (if.then branch)
```

Code for handling CmpStmt has been implemented in the HandleNonBranch() function.




Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.then branch)

Analyzing IntralCFGNode2 {fun: foo}

CmpStmt: [Var8 \leftarrow (Var7 pred34 Var9)]

%cmp = icmp ugt i32 %x, 10



```
Algorithm 14: 3 handleIntra(intraEdge)
```

```
2 if intraEdge.getCondition() &&
|handleBranch(intraEdge) then
4 return false:
```

6 else

9 else

8 | handleNonBranch(edge);

Algorithm 15: handleBranch(intraEdge)

addToSolver(cond == succ):

return true;

```
1 cond = intraEdge.getCondition();
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push();
4 addToSolver(cond == succ);
5 res = getSolver().check();
6 getSolver().pop();
7 if res == unsat then
8 | return false;
```

Note: getSolver().push() creates a new stack frame for maintaining the newly added Z3 constraints.

```
AddrStmt · [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt: [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                  IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x, 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                  IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                       BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
                                   %add1 = add i32 %x. 1
                                  IntraICEGNode9 (fun: foo)
                         CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                           ICFG
                                  CallICFGNode10 (fun: foo)
                               call void svf assert(i1 %cmp2)
```

Algorithm 16: 3 handleIntra(intraEdge)

Algorithm 17: handleBranch(intraEdge)

addToSolver(cond == succ):

return true:

else

Note: getSolver().pop() pops out the top stack frame, which contains the Z3 constraint cond == succ.


```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt: [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                  IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x, 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                  IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
                                   %add1 = add i32 %x. 1
                                  IntraICEGNode9 (fun: foo)
                          CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                           ICFG
                                  CallICFGNode10 (fun: foo)
                               call void svf assert(i1 %cmp2)
```

Algorithm 18: 3 handleIntra(intraEdge)

1 if intraEdge.getCondition() && !handleBranch(intraEdge) then return false: 3 else handleNonBranch(edge);


Algorithm 19: handleBranch(intraEdge)

```
1 cond = intraEdge.getCondition():
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push():
4 addToSolver(cond == succ):
5 res = getSolver().check();
6 getSolver().pop();
7 if res == unsat then
     return false:
o else
      addToSolver(cond == succ):
11
      return true:
```




Verifying path: $0 \to 1 \to 2 \to 3 \to 4 \to 6 \to 7 \to 8 \to 9 \to svf_assert$ (if.then branch)

Branch IntraCFGEdge: [ICFGNode4 ← ICFGNode3] branchCondition: %cmp = icmp ugt i32 %x, 10 (= ValVar8 1)
This conditional ICFGEdge is **feasible**!!



```
Verifying path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf\_assert (if.then branch)
```

```
## Analyzing IntralCFGNode4 {fun: foo} 
BinaryOPStmt: [Var11 \leftarrow (Var7 opcode13 var12)] 
%add = add i32 %x, 1
```



Algorithm 20: 3 handleIntra(intraEdge)

- 2 if intraEdge.getCondition() &&
 !handleBranch(intraEdge) then
- 4 return false;
- 6 else
- handleNonBranch(edge);

```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt · [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                 IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x. 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                 IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
```


```
%add1 = add i32 %x, 1

IntraICFGNode9 (fun: foo)
CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
%cmp2 = icmp uge 132 %y.0, %add1
```

```
CallICFGNode10 {fun: foo}
call void svf_assert(i1 %cmp2)
```

ICFG

Algorithm 21: 3 handlePhi(intraEdge)



```
Verifying path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf\_assert} (if.then branch)
```

```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                       Value: NULL
                       Value: 0x7f000005
ValVar4
ValVar9
                       Value: 10
ValVar12
                       Value: 1
ValVar7
                       Value: 11
ValVar8
                       Value: 1
ValVar11
                       Value: 12
+ValVar16
                       Value: 12
```

Analyzing IntraICFGNode7 {fun: foo}

 $PhiStmt: [Var16 \leftarrow ([Var11, ICFGNode6], [Var9, ICFGNode15])]\\$

%y.0 = phi i32 [%add, %if.then], [10, %if.else]

AddrStmt: [Var9 <-- Var3] i32 10 AddrStmt: [Var12 <-- Var20] i32 1 AddrStmt · [Var4 <-- Var5] foo FunEntryICFGNode1 (fun: foo) IntraICEGNode2 (fun: foo) CmpStmt: [Var8 <-- (Var7 pred34 Var9)] %cmp = icmp ugt i32 %x 10 IntraICEGNode3 (fun: foo) BranchStmt: [Condition Var8] br i1 %cmp, label %if,then, label %if,else IntraICEGNode4 (fun: foo) BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)] %add = add i32 %x, 1 IntraICFGNode6 [fun: foo] IntraICFGNode5 {fun: foo} BranchStmt: [Unconditional branch] BranchStmt: [Unconditional branch] br label %if.end br label %if.end IntraICFGNode7 {fun: foo} PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)] %v.0 = phi i32 [%add, %if.then], [10, %if.else] IntraICEGNode8 (fun: foo) inarvOPStmt: [Var17 <-- (Var7 opcode13 var12)] %add1 = add i32 %x. 1IntraICEGNode9 (fun: foo) CmpStmt: [Var18 <-- (Var16 pred35 Var17)] %cmp2 = icmp uge i32 %v.0. %add1 **ICFG** CallICFGNode10 (fun: foo) call void svf assert(i1 %cmp2)

Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow$

 $6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if then branch)

```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                       Value: NULL
ValVar4
                       Value: 0x7f000005
ValVar9
                       Value: 10
ValVar12
                       Value: 1
ValVar7
                      Value: 11
ValVar8
                      Value: 1
ValVar11
                      Value: 12
                      Value: 12
ValVar16
+ValVar17
                       Value: 12
```

Analyzing IntralCFGNode8 {fun: foo}


BinaryOPStmt: [Var17 ← (Var7 opcode13 var12)]

%add1 = add i32 %x. 1

AddrStmt: [Var9 <-- Var3] i32 10 AddrStmt: [Var12 <-- Var20] i32 1 AddrStmt · [Var4 <-- Var5] foo FunEntryICEGNode1 (fun: foo) IntraICEGNode2 (fun: foo) CmpStmt: [Var8 <-- (Var7 pred34 Var9)] %cmp = icmp ugt i32 %x 10 IntraICEGNode3 (fun: foo) BranchStmt: [Condition Var8] br il %cmp, label %if.then, label %if.else IntraICEGNode4 (fun: foo) BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)] %add = add i32 %x, 1 IntraICFGNode6 [fun: foo] IntraICFGNode5 {fun: foo} BranchStmt: [Unconditional branch] BranchStmt: [Unconditional branch] br label %if.end br label %if.end IntraICFGNode7 {fun: foo} PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)] %v.0 = phi i32 [%add, %if.then], [10, %if.else] IntraICEGNode8 (fun: foo) BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)] %add1 = add i32 %x. 1IntraICEGNode9 (fun: foo) CmpStmt: [Var18 <-- (Var16 pred35 Var17)] %cmp2 = icmp uge i32 %v.0. %add1 **ICFG** CallICFGNode10 (fun: foo) call void svf assert(i1 %cmp2)

Verifying path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow

 $6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$ (if.then branch)




Analyzing IntraICFGNode9 {fun: foo}

CmpStmt: [Var18 \leftarrow (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %y.0, %add1

AddrStmt: [Var9 <-- Var3] i32 10 AddrStmt: [Var12 <-- Var20] i32 1 AddrStmt · [Var4 <-- Var5] foo FunEntryICEGNode1 (fun: foo) IntraICEGNode2 (fun: foo) CmpStmt: [Var8 <-- (Var7 pred34 Var9)] %cmp = icmp ugt i32 %x 10 IntraICEGNode3 (fun: foo) BranchStmt: [Condition Var8] br i1 %cmp, label %if,then, label %if,else IntraICEGNode4 (fun: foo) BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)] %add = add i32 %x, 1 IntraICFGNode6 [fun: foo] IntraICFGNode5 {fun: foo} BranchStmt: [Unconditional branch] BranchStmt: [Unconditional branch] br label %if.end br label %if.end IntraICFGNode7 {fun: foo} PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)] %v.0 = phi i32 [%add, %if.then], [10, %if.else] IntraICEGNode8 (fun: foo) BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)] %add1 = add i32 %x. 1IntraICEGNode9 (fun: foo) CmpStmt: [Var18 <-- (Var16 pred35 Var17)] %cmp2 = icmp uge i32 %v.0. %add1 **ICFG** CallICFGNode10 (fun: foo) call void svf assert(i1 %cmp2)

Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf. assert (if then branch)$



The assertion is successfully verified!!

START:
$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$$

```
AddrStmt: [Var9 <-- Var3] i32 10
                              AddrStmt: [Var12 <-- Var20] i32 1
                                AddrStmt · [Var4 <-- Var5] foo
                                FunEntryICFGNode1 (fun: foo)
                                  IntraICEGNode2 (fun: foo)
                           CmpStmt: [Var8 <-- (Var7 pred34 Var9)]
                                 %cmp = icmp ugt i32 %x 10
                                  IntraICEGNode3 (fun: foo)
                                BranchStmt: [Condition Var8]
                         br il %cmp, label %if.then, label %if.else
           IntraICEGNode4 (fun: foo)
BinaryOPStmt: [Var11 <-- (Var7 opcode13 var12)]
             %add = add i32 %x, 1
        IntraICFGNode6 [fun: foo]
                                                      IntraICFGNode5 {fun: foo}
   BranchStmt: [Unconditional branch]
                                                 BranchStmt: [Unconditional branch]
             br label %if.end
                                                          br label %if.end
                                  IntraICFGNode7 {fun: foo}
               PhiStmt: [Var16 <-- ([Var11, ICFGNode61, [Var9, ICFGNode151)]
                      %v.0 = phi i32 [%add, %if.then], [10, %if.else]
                                  IntraICEGNode8 (fun: foo)
                      BinaryOPStmt: [Var17 <-- (Var7 opcode13 var12)]
                                   %add1 = add i32 %x. 1
                                  IntraICEGNode9 (fun: foo)
                          CmpStmt: [Var18 <-- (Var16 pred35 Var17)]
                              %cmp2 = icmp uge i32 %v.0. %add1
                                                                           ICFG
                                  CallICFGNode10 (fun: foo)
                               call void svf assert(i1 %cmp2)
```

```
Algorithm 22: 3 handleIntra(intraEdge)
```

- 2 if intraEdge.getCondition() && !handleBranch(intraEdge) then
- 4 return false;
- 6 else


9 else

Algorithm 23: handleBranch(intraEdge)

```
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push();
4 addToSolver(cond == succ);
5 res = getSolver().check();
6 getSolver().pop();
```

- 7 if res == unsat then
 8 | return false;
- addToSolver(cond == succ);
 return true:


1 cond = intraEdge.getCondition();



Verifying path: $0 \to 1 \to 2 \to 3 \to 5 \to 7 \to 8 \to 9 \to \textit{svf_assert}$ (if.else branch)

Branch IntraCFGEdge: [ICFGNode4 ← ICFGNode3] branchCondition: %cmp = icmp ugt i32 %x, 10 (= ValVar8 0)
This conditional ICFGEdge is **feasible**!!

In this path, ValVar8's value is chaged to 0, therefore. ValVar7's value is chaged to 10.




Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf}_\textit{assert}$ (if.else branch)

Analyzing IntraICFGNode7 {fun: foo}

PhiStmt: [Var16 \leftarrow ([Var11, ICFGNode6], [Var9, ICFGNode15])]

%y.0 = phi i32 [%add, %if.then], [10, %if.else]



Verifying path: 0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow


 $7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf}_\textit{assert}$ (if.else branch)

```
-----SVFVar and Value-----
ObiVar5 (0x7f000005)
                       Value: NULL
ValVar4
                       Value: 0x7f000005
ValVar9
                       Value: 10
ValVar12
                       Value: 1
ValVar7
                       Value: 11
ValVar8
                       Value: 1
ValVar16
                       Value: 10
ValVar17
                       Value: 11
+ValVar18
                       Value: 0
```


Analyzing IntralCFGNode9 {fun: foo}

CmpStmt: [Var18 \leftarrow (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %y.0, %add1



Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.else branch)



The assertion fails!!

START:
$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \textit{svf_assert}$$

```
int foo(int p) {
   return p;
}

int main(int argc) {
   int x;
   int y;
   x = foo(3); // ctx_7
   y = foo(argc); // ctx_8
   assert(y == argc);
}
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

```
int foo(int p) {
    return p;
}

int main(int argc) {
    int x;
    int y;
    x = foo(3); // ctx_7
    y = foo(argc); // ctx_8
    assert(y == argc);
}
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

```
One Concrete Execution
           (Concrete states)
             One execution:
argc :
push calling context (calling foo at \ell_7)
calling context pop (returning from foo at \ell_2)
           3
push calling context (calling foo at \ell_8)
           0
  р
pop calling context (returning from foo \ell_2)
```

0

```
int foo(int p) {
    return p;
}

int main(int argc) {
    int x;
    int y;
    x = foo(3); // ctx_7
    y = foo(argc); // ctx_8
    assert(y == argc);
}
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

One Concrete Execution (Concrete states)

One execution:

 $\begin{array}{lll} {\rm argc} & : & 0 \\ {\rm push \ calling \ context \ (calling \ foo \ at \ \ell_7)} \\ {\rm p} & : & 3 \\ {\rm calling \ context \ pop \ (returning \ from \ foo \ at \ \ell_2)} \\ {\rm x} & : & 3 \\ {\rm push \ calling \ context \ (calling \ foo \ at \ \ell_8)} \\ {\rm p} & : & 0 \\ {\rm pop \ calling \ context \ (returning \ from \ foo \ \ell_2)} \end{array}$

Symbolic Execution (Symbolic states)

One execution:

```
argc : getZ3Expr(argc) push calling context (calling foo at \ell_7) ctx_7_p : 3 pop calling context (returning from foo at \ell_2) x : getZ3Expr(p, ctx_7) push calling context (calling foo at \ell_8) ctx_8_p : getZ3Expr(argc) pop calling context (returning from foo \ell_2) y : getZ3Expr(p, ctx_8)
```

0

```
1 int foo(int p) {
      return p;
  int main(int argc) {
    int x:
    int v:
    x = foo(3): // ctx 7
    v = foo(argc); // ctx_8
    assert(v == argc);
10 }
```

ctx_7: context calling foo at ℓ_7 ctx_8: context calling foo at ℓ_8

```
One Concrete Execution
   (Concrete states)
```

```
One execution:
```

argc push calling context (calling foo at ℓ_7) calling context pop (returning from foo at ℓ_2)

3 push calling context (calling foo at ℓ_8)

pop calling context (returning from foo ℓ_2)

: 0

Symbolic Execution (Symbolic states)

One execution:

: getZ3Expr(argc) argc push calling context (calling foo at ℓ_7)

 ctx_7_p : 3

pop calling context (returning from foo at ℓ_2)

: getZ3Expr(p, ctx_7) push calling context (calling foo at ℓ_8) ctx_8_p : getZ3Expr(argc)

pop calling context (returning from foo ℓ_2)

: getZ3Expr(p, ctx_8)

Checking non-existence of counterexamples:

$\psi(extsf{N}_1) \wedge \psi(extsf{N}_2) \wedge \ldots \psi(extsf{N}_i) \wedge eg \psi(extsf{Q})$	Satisfiability	Counterexample
$\texttt{ctx_7_p} \equiv \texttt{3} \land \texttt{x} \equiv \texttt{ctx_7_p} \land \texttt{ctx_8_p} \equiv \texttt{argc} \land \texttt{y} \equiv \texttt{ctx_7_p} \land \texttt{y} \neq \texttt{argc}$	unsat	Ø

foo's argument p needs to be differentiated and renamed as ctx_7_p and ctx_8_p due to two calling contexts,

ctx_7 and ctx_8 to mimic the runtime call stack which holds the local variable p.

What's next?

- (1) Understand SSE algorithms and examples in the slides
- (2) Finish the Quiz-2 and Lab-2 on WebCMS
- (3) Start implementing the automated translation from code to Z3 formulas using SSE and Z3SSEMgr in Assignment 2