

Code Verification Using Symbolic Execution


(Week 5)

Yulei Sui

School of Computer Science and Engineering

University of New South Wales, Australia

Code Verification Using Static Symbolic Execution



Static Symbolic Execution (SSE)

- Automated analysis and testing technique that symbolically analyzes a program without runtime execution.
- Use symbolic execution to explore all program paths to find bugs and assertion validations.
- A static interpreter follows the program, assuming symbolic values for variables and inputs rather than obtaining actual inputs as normal program execution would.
- International Competition on Software Verification (SV-COMP):
<https://sv-comp.sosy-lab.org/>

SSE for Assertion-based Verification

- Given a Hoare triple $P \{prog\} Q$,
 - P represents pre-condition,
 - $prog$ is the program,
 - Q is the post-condition i.e., assertion(s) specifications.

```
// no-precondition
assume(true);      // P
    if(x > 10) {
        y = x + 1;
    }
    else {
        y = 10;
    }
assert(y >= x + 1); //Q
```

translate

$$\Longrightarrow \frac{\exists x \exists y \ P \wedge S_{prog}(x, y)) \wedge \neg Q(x, y)}{\text{logical formula } \psi}$$

feed into

\Longrightarrow SMT Solver

SSE for Assertion-based Verification

- Given a Hoare triple $P \{prog\} Q$,
 - P represents pre-condition,
 - $prog$ is the program,
 - Q is the post-condition i.e., assertion(s) specifications.

```
// no-precondition
```

```
assume(true);           // P
```

```
    if(x > 10) {  
        y = x + 1;  
    }
```

```
    else {  
        y = 10;  
    }
```

```
assert(y >= x + 1);      //Q
```

translate

$$\Longrightarrow \frac{\exists x \exists y \ P \wedge S_{prog}(x, y)) \wedge \neg Q(x, y)}{\text{logical formula } \psi}$$

feed into

\Longrightarrow SMT Solver

Check **unsat** of ψ (non-existence of counterexamples)!

SSE for Assertion-based Verification

- Translate each $\forall path \in prog$ consisting of a sequence of ICFGNodes $path = [N_1, N_2, \dots, N_i, Q]$, from the entry node N_1 to an assertion Q on ICFG.
 - In Assignment-2, the node on each path appears at most once for verification.

SSE for Assertion-based Verification

- Translate each $\forall path \in prog$ consisting of a sequence of ICFGNodes $path = [N_1, N_2, \dots, N_i, Q]$, from the entry node N_1 to an assertion Q on ICFG.
 - In Assignment-2, the node on each path appears at most once for verification.
- SSE translates SVFStmts of each ICFGNode (except the last one) on each $path$ into Z3 expressions and validate whether they conform to the assertion Q by proving non-existence of counterexamples (Week 4).
 - $\forall path \in prog : \psi_{path} = \psi(N_1) \wedge \psi(N_2) \wedge \dots \wedge \psi(N_i) \wedge \neg\psi(Q)$
 - Checking **unsat** of each ψ_{path} . A **sat** of ψ_{path} indicates that there exists at least one counterexample from the **model** from the z3 solver.

SSE for Assertion-based Verification

- Translate each $\forall path \in prog$ consisting of a sequence of ICFGNodes $path = [N_1, N_2, \dots, N_i, Q]$, from the entry node N_1 to an assertion Q on ICFG.
 - In Assignment-2, the node on each path appears at most once for verification.
- SSE translates SVFStmts of each ICFGNode (except the last one) on each $path$ into Z3 expressions and validate whether they conform to the assertion Q by proving non-existence of counterexamples (Week 4).
 - $\forall path \in prog : \psi_{path} = \psi(N_1) \wedge \psi(N_2) \wedge \dots \wedge \psi(N_i) \wedge \neg\psi(Q)$
 - Checking **unsat** of each ψ_{path} . A **sat** of ψ_{path} indicates that there exists at least one counterexample from the **model** from the z3 solver.

```
void main(int x){  
    assume(true);  
    if(x > 10)                 $\psi_{path_1} : \exists x \text{ true} \wedge ((x > 10) \wedge (y \equiv x + 1)) \wedge \neg(y \geq x + 1)$  (if branch)  
        y = x + 1;           unsat (no counterexample found!)  
    else  
        y = 10;               $\psi_{path_2} : \exists x \text{ true} \wedge ((x \leq 10) \wedge (y \equiv 10)) \wedge \neg(y \geq x + 1)$  (else branch)  
    assert(y >= x + 1);      sat (a counterexample  $x = 10$  found!)  
}
```


Closed-World Programs and Assertion Checking

- If the program operates in a **closed-world** (value initializations are fixed and there are no inputs from externals and always has a single execution path), there is no need to find the existence of invalid inputs or counterexamples.
- For closed-world programs, only **logical errors** are verified against assertions, rather than finding the **counterexamples**. Simply checking satisfiability is **the same** as checking the non-existence of counterexamples.
 - Checking **unsat** of the $\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg\psi(Q)$.
 - Checking **sat** of the $\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \psi(Q)$.

```
void main(int x){  
    x = 5;                                 $\psi_{path_1}$ : (if branch)  
    if(x > 10)                             checking unsat of  $x \equiv 5 \wedge ((x > 10) \wedge (y \equiv x + 1)) \wedge \neg(y \geq x + 1)$   
        y = x + 1;                       checking sat of  $x \equiv 5 \wedge ((x > 10) \wedge (y \equiv x + 1)) \wedge (y \geq x + 1)$   
    else  
        y = 10;                           $\psi_{path_2}$ : (else branch)  
    assert(y >= x + 1);                   checking unsat of  $x \equiv 5 \wedge ((x \leq 10) \wedge (y \equiv 10)) \wedge \neg(y \geq x + 1)$   
}
```

checking **sat** of $x \equiv 5 \wedge ((x \leq 10) \wedge (y \equiv 10)) \wedge (y \geq x + 1)$

Reachability Paths (Recall Assignment-1)

Algorithm 1: Context sensitive control-flow reachability

Input : curNode : ICFGNode snk : ICFGNode path : vector(ICFGNode) callstack : vector(SVFInstruction)
visited : set(ICFGNode, callstack);

```
1 dfs(curNode, snk)           // Argument curNode becomes to curEdge in Assignment-2
2 pair = <curNode, callstack>;
3 if pair ∈ visited then
4 | return;
5 visited.insert(pair);
6 path.push_back(curNode);
7 if src == snk then
8 | collectICFGPath(path);    // collectAndTranslatePath in Assignment-2
9 foreach edge ∈ curNode.getOutEdges() do
10 | if edge.isIntraCFGEde() then
11 | | dfs(edge.dst, snk);
12 | else if edge.isCallCFGEde() then
13 | | callstack.push_back(edge.getCallSite());
14 | | dfs(edge.dst, snk);
15 | | callstack.pop_back();
16 | else if edge.isRetCFGEde() then
17 | | if callstack ≠ ∅ && callstack.back() == edge.getCallSite() then
18 | | | callstack.pop_back();
19 | | | dfs(edge.dst, snk);
20 | | | callstack.push_back(edge.getCallSite());
21 | | else if callstack == ∅ then
22 | | | dfs(edge.dst, snk);
23 visited.erase(pair);
24 path.pop_back();
```

Overview of SSE Algorithms: Translate Paths into Z3 Formulas

Algorithm 2: `translatePath(path)`

```
1 foreach edge ∈ path do
2   if intra ← dyn_cast<Intra>(edge) then
3     if handleIntra(intra) == false then
4       return false
5     else if call ← dyn_cast<CallEdge>(edge) then
6       handleCall(call)
7     else if ret ← dyn_cast<RetEdge>(edge) then
8       handleRet(ret)
9   return true
```

Algorithm 3: `handleIntra(intraEdge)`

```
1 if intraEdge.getCondition() && !handleBranch(intraEdge)
  then
2   return false;
3 else
4   handleNonBranch(edge);
```

Algorithm 4: `handleCall(callEdge)`

```
1 expr_vector preCtxExprs(getCtx());
2 callPEs ← calledge → getCallPEs();
3 foreach callPE ∈ callPEs do
4   preCtxExprs.push_back(rhs);
5 pushCallingCtx(calledge → getCallSite());
6 for i = 0; i < callPEs.size(); ++ i do
7   lhs ← getZ3Expr(callPEs[i] → getLHSVarID());
8   addToSolver(lhs == preCtxExprs[i]);
9 return true;
```

Algorithm 5: `handleRet(retEdge)`

```
1 rhs(getCtx());
2 if retPE ← retEdge.getRetPE() then
3   rhs ← getZ3Expr(retPE.getRHSVarID());
4 popCallingCtx();
5 if retPE ← retEdge.getRetPE() then
6   lhs ← getZ3Expr(retPE.getLHSVarID());
7   addToSolver(lhs == rhs);
8 return true;
```

Handle Intra-procedural CFG Edges (handleIntra)

Algorithm 6: handleIntra(intraEdge)

```
1 if intraEdge.getCondition() then
2   if !handleBranch(intraEdge) then
3     return false;
4   else
5     return handleNonBranch(intraEdge);
6 else
7   return handleNonBranch(intraEdge);
```

Algorithm 7: handleBranch(intraEdge)

```
1 cond = intraEdge.getCondition();
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push();
4 addToSolver(cond == succ);
5 res = getSolver().check();
6 getSolver().pop();
7 if res == unsat then
8   return false;
9 else
10  addToSolver(cond == succ);
11  return true;
```

Algorithm 8: HandleNonBranch(intraEdge)

```
1 dst ← intraEdge.getDstNode();
  src ← intraEdge.getSrcNode();
2 foreach stmt ∈ dst.getSVFStmts() do
3   if addr ← dyn_cast<AddrStmt>(stmt) then
4     // handle AddrStmt
5   else if copy ← dyn_cast<CopyStmt>(stmt) then
6     // handle CopyStmt
7   else if load ← dyn_cast<LoadStmt>(stmt) then
8     // handle LoadStmt
9   else if store ← dyn_cast<StoreStmt>(stmt) then
10    // handle StoreStmt
11  else if gep ← dyn_cast<GepStmt>(stmt) then
12    // handle GepStmt
13  else if binary ← dyn_cast<BinaryStmt>(stmt) then
14    // handle BinaryStmt
15  else if cmp ← dyn_cast<CmpStmt>(stmt) then
16    // handle CmpStmt
17  else if phi ← dyn_cast<PhiStmt>(stmt) then
18    // handle PhiStmt
19  else if select ← dyn_cast<SelectStmt>(stmt) then
20    // handle SelectStmt
21  ...
```

Example 1: CMPSTMT and BINARYOPSTMT

```
1 void foo(int x) {  
2   int y, z, b;  
3   y = x;  
4   // C-like CmpStmt  
5   b = (x == y);  
6   // C-like BinaryOPStmt  
7   z = x + y;  
8   assert(z == 2 * x)  
9 }
```

Example 1: CMPSTMT and BINARYOPSTMT

One Concrete Execution
(Concrete states)

```
1 void foo(int x) {  
2   int y, z, b;  
3   y = x;  
4   // C-like CmpStmt  
5   b = (x == y);  
6   // C-like BinaryOPStmt  
7   z = x + y;  
8   assert(z == 2 * x)  
9 }
```

x : 5
y : 5
b : 1
z : 10

Another execution:

x : 10
y : 10
b : 1
z : 20

Example 1: CMPSTMT and BINARYOPSTMT

One Concrete Execution
(Concrete states)

```
1 void foo(int x) {  
2   int y, z, b;  
3   y = x;  
4   // C-like CmpStmt  
5   b = (x == y);  
6   // C-like BinaryOPStmt  
7   z = x + y;  
8   assert(z == 2 * x)  
9 }
```

x : 5
y : 5
b : 1
z : 10

Another execution:

x : 10
y : 10
b : 1
z : 20

Symbolic Execution

(getZ3Expr(x) **represents** x's **symbolic state**)

x : getZ3Expr(x)
y : getZ3Expr(x)
b : ite(getZ3Expr(x) == getZ3Expr(y), 1, 0)
z : getZ3Expr(x) + getZ3Expr(y)

Checking satisfiability using “getSolver().check()”.

Checking non-existence of counterexamples: $\psi(N_1) \wedge \psi(N_2) \wedge \dots \wedge \psi(N_i) \wedge \neg\psi(Q)$	Satisfiability
$y \equiv x \wedge b \equiv \text{ite}(x \equiv y, 1, 0) \wedge z \equiv x + y \wedge z \neq 2 * x$	unsat

Example 1: CMPSTMT and BINARYOPSTMT

One Concrete Execution
(Concrete states)

```
1 void foo(int x) {  
2   int y, z, b;  
3   y = x;  
4   // C-like CmpStmt  
5   b = (x == y);  
6   // C-like BinaryOPStmt  
7   z = x + y;  
8   assert(z == 2 * x)  
9 }
```

x : 5
y : 5
b : 1
z : 10

Another execution:

x : 10
y : 10
b : 1
z : 20

Symbolic Execution

(getZ3Expr(x) **represents** x's **symbolic state**)

x : getZ3Expr(x)
y : getZ3Expr(x)
b : ite(getZ3Expr(x) == getZ3Expr(y), 1, 0)
z : getZ3Expr(x) + getZ3Expr(y)

In Assignment-2, we **only handle signed integers** including both positive and negative numbers and the assume that the program is **integer-overflow-free** in this assignment.

Pseudo-Code for Handling CMPSTMT

Algorithm 9: Handle CMPSTMT

```
1 op0 ← getZ3Expr(cmp.getOpVarID(0));
2 op1 ← getZ3Expr(cmp.getOpVarID(1));
3 res ← getZ3Expr(cmp.getResID());
4 switch cmp.getPredicate() do
5   case CmpInst :: ICMP_EQ do
6     [ addToSolver(res == ite(op0 == op1,
7       getCtx().int_val(1), getCtx().int_val(0)));
8   case CmpInst :: ICMP_NE do
9     [ addToSolver(res == ite(op0 != op1,
10      getCtx().int_val(1), getCtx().int_val(0)));
11  case CmpInst :: ICMP_UGT do
12    [ addToSolver(res == ite(op0 > op1,
13      getCtx().int_val(1), getCtx().int_val(0)));
14  case CmpInst :: ICMP_SGT do
15    [ addToSolver(res == ite(op0 > op1,
16      getCtx().int_val(1), getCtx().int_val(0)));
17  case CmpInst :: ICMP_UGE do
18    [ addToSolver(res == ite(op0 >= op1,
19      getCtx().int_val(1), getCtx().int_val(0)));
20  ...
```

Algorithm 10: Pseudo-Code for Handling CMPSTMT

```
1 case CmpInst :: ICMP_SGE do
2   [ addToSolver(res == ite(op0 >= op1,
3     getCtx().int_val(1), getCtx().int_val(0)));
4 case CmpInst :: ICMP_ULT do
5   [ addToSolver(res == ite(op0 < op1,
6     getCtx().int_val(1), getCtx().int_val(0)));
7 case CmpInst :: ICMP_SLT do
8   [ addToSolver(res == ite(op0 < op1,
9     getCtx().int_val(1), getCtx().int_val(0)));
10 case CmpInst :: ICMP_ULE do
11   [ addToSolver(res == ite(op0 <= op1,
12     getCtx().int_val(1), getCtx().int_val(0)));
13 case CmpInst :: ICMP_SLE do
14   [ addToSolver(res == ite(op0 <= op1,
15     getCtx().int_val(1), getCtx().int_val(0)));
```

Handle BINARYOPSTMT

Algorithm 10: Handle BINARYOPSTMT

```
1 op0 ← getZ3Expr(binary.getOpVarID(0));
2 op1 ← getZ3Expr(binary.getOpVarID(1));
3 res ← getZ3Expr(binary.getResID());
4 switch binary.getOpcode() do
5   case BinaryOperator :: Add do
6     | addToSolver(res == op0 + op1);
7   case BinaryOperator :: Sub do
8     | addToSolver(res == op0 - op1);
9   case BinaryOperator :: Mul do
10    | addToSolver(res == op0 × op1);
11   case BinaryOperator :: SDiv do
12    | addToSolver(res == op0/op1);
13   case BinaryOperator :: SRem do
14    | addToSolver(res == op0%op1);
15   case BinaryOperator :: Xor do
16    | addToSolver(int2bv(32, res) ==
17      (int2bv(32, op0) ⊕ int2bv(32, op1)));
18   case BinaryOperator :: And do
19    | addToSolver(int2bv(32, res) ==
20      (int2bv(32, op0) & int2bv(32, op1)));
21   ...
```

Algorithm 10: Handle BINARYOPSTMT

```
1 case BinaryOperator :: Or do
2   | addToSolver(int2bv(32, res) ==
3     (int2bv(32, op0) | int2bv(32, op1)));
4 case BinaryOperator :: AShr do
5   | addToSolver(int2bv(32, res) ==
6     ashr(int2bv(32, op0), int2bv(32, op1)));
7 case BinaryOperator :: Shl do
8   | addToSolver(int2bv(32, res) ==
9     shl(int2bv(32, op0), int2bv(32, op1)));
```

Example 2: Memory Operation

```
1 void foo(int x) {  
2   int* p;  
3   int y;  
4  
5   p = malloc(..);  
6   *p = x + 5;  
7   y = *p;  
8   assert(y==x+5);  
9 }
```

Example 2: Memory Operation

Concrete Execution
(Concrete states)

```
1 void foo(int x) {  
2   int* p;  
3   int y;  
4  
5   p = malloc(...);  
6   *p = x + 5;  
7   y = *p;  
8   assert(y==x+5);  
9 }
```

One execution:

```
x      :    10  
p      : 0x1234  
0x1234 :    15  
y      :    15
```

Another execution:

```
x      :     0  
p      : 0x1234  
0x1234 :     5  
y      :     5
```

Example 2: Memory Operation

Concrete Execution
(Concrete states)

```
1 void foo(int x) {  
2   int* p;  
3   int y;  
4  
5   p = malloc(..);  
6   *p = x + 5;  
7   y = *p;  
8   assert(y==x+5);  
9 }
```

One execution:

```
x      :    10  
p      : 0x1234  
0x1234 :    15  
y      :    15
```

Another execution:

```
x      :     0  
p      : 0x1234  
0x1234 :     5  
y      :     5
```

Symbolic Execution
(Symbolic states)

```
x      : getZ3Expr(x)  
p      : 0x7f000001  
        virtual address from  
        getMemObjAddress(ObjVarID)  
0x7f000001 : getZ3Expr(x) + 5  
y      : getZ3Expr(x) + 5
```

Checking non-existence of counterexamples:

$\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg\psi(Q)$	Satisfiability
$p \equiv 0x7f000001 \wedge y \equiv x + 5 \wedge y \neq x + 5$	unsat

Pseudo-Code for Handling Memory Operation

Algorithm 11: Handle ADDRSTMT

```
1 obj ← getMemObjAddress(addr.getRHSVarID());
2 lhs ← getZ3Expr(addr.getLHSVarID());
3 addToSolver(obj == lhs);
```

Algorithm 13: Handle STORESTMT

```
1 lhs ← getZ3Expr(store.getLHSVarID());
2 rhs ← getZ3Expr(store.getRHSVarID());
3 addToSolver(lhs == z3Mgr.storeValue(rhs));
```

Algorithm 12: Handle LOADSTMT

```
1 lhs ← getZ3Expr(load.getLHSVarID());
2 rhs ← getZ3Expr(load.getRHSVarID());
3 addToSolver(lhs == z3Mgr.loadValue(rhs));
```

Example 3: Field Access for Struct and Array

```
1 struct st{  
2     int a;  
3     int b;  
4 }  
5 void foo(int x) {  
6     struct st* p = malloc(..);  
7     q = &(p->b);  
8     *q = x;  
9     int k = p->b;  
10    assert(k == x);  
11 }
```

Example 3: Field Access for Struct and Array

Concrete Execution
(Concrete states)

One execution:

x	:	10
p	:	0x1234
&(p→b)	:	0x1238
q	:	0x1238
0x1238	:	10
k	:	10

Another execution:

x	:	20
p	:	0x1234
&(p→b)	:	0x1238
q	:	0x1238
0x1238	:	20
k	:	20

```
1 struct st{  
2     int a;  
3     int b;  
4 }  
5 void foo(int x) {  
6     struct st* p = malloc(..);  
7     q = &(p->b);  
8     *q = x;  
9     int k = p->b;  
10    assert(k == x);  
11 }
```


Example 3: Field Access for Struct and Array

	Concrete Execution (Concrete states) One execution:		Symbolic Execution (Symbolic states)
<pre>1 struct st{ 2 int a; 3 int b; 4 } 5 void foo(int x) { 6 struct st* p = malloc(..); 7 q = &(p->b); 8 *q = x; 9 int k = p->b; 10 assert(k == x); 11 }</pre>	x : 10		
	p : 0x1234	x :	getZ3Expr(x)
	&(p->b) : 0x1238	p :	0x7f000001
	q : 0x1238		virtual address from
	0x1238 : 10		getMemObjAddress(ObjVarID)
	k : 10	&(p->b) :	0x7f000002
	Another execution:	q :	0x7f000002
	x : 20		field virtual address from
	p : 0x1234		getGepObjAddress(base, offset)
	&(p->b) : 0x1238	0x7f000002 :	getZ3Expr(x)
	q : 0x1238	k :	getZ3Expr(x)
	0x1238 : 20		
	k : 20		

The virtual address for modeling a field is based on the index of the field offset from the base pointer of a struct (nested struct will be flattened to allow each field to have a unique index)

Example 3: Field Access for Struct and Array

Concrete Execution

(Concrete states)

One execution:

x : 10
p : 0x1234
&(p→b) : 0x1238
q : 0x1238
0x1238 : 10
k : 10

Another execution:

x : 20
p : 0x1234
&(p→b) : 0x1238
q : 0x1238
0x1238 : 20
k : 20

Symbolic Execution

(Symbolic states)

x : getZ3Expr(x)
p : 0x7f000001
virtual address from
getMemObjAddress(ObjVarID)
&(p→b) : 0x7f000002
q : 0x7f000002
field virtual address from
getGepObjAddress(base, offset)
0x7f000002 : getZ3Expr(x)
k : getZ3Expr(x)

Checking non-existence of counterexamples:

$\psi(N_1) \wedge \psi(N_2) \wedge \dots \wedge \psi(N_i) \wedge \neg\psi(Q)$	Satisfiability
$p \equiv 0x7f000001 \wedge q \equiv 0x7f000002 \wedge k \equiv x \wedge k \neq x$	unsat

```
1 struct st{  
2     int a;  
3     int b;  
4 }  
5 void foo(int x) {  
6     struct st* p = malloc(..);  
7     q = &(p->b);  
8     *q = x;  
9     int k = p->b;  
10    assert(k == x);  
11 }
```

Pseudo-Code for Handling Field Access (GEPSTMT)

Algorithm 13: Handle GEPSTMT

```
1 lhs ← getZ3Expr(gep.getLHSVarID());  
2 rhs ← getZ3Expr(gep.getRHSVarID());  
3 offset ← z3Mgr.getGepOffset(gep);  
4 gepAddress ← z3Mgr.getGepObjAddress(rhs, offset);  
5 addToSolver(lhs == gepAddress);
```

Method `getGepObjAddress` supports both struct and array accesses using a base pointer and element index.

In Assignment-2, **we don't consider object byte sizes** and low-level incompatible type casting in

Assignment-2.

```
z3::expr Z3SSEMgr::getGepObjAddress(z3::expr pointer, u32_t offset) {  
    NodeID obj = getInternalID(z3Expr2NumValue(pointer));  
    // Find the baseObj and return the field object.  
    // The indices of sub-elements of a nested aggregate object has been flattened  
    NodeID gepObj = svfir->getGepObjVar(obj, offset);  
    if (obj == gepObj)  
        return getZ3Expr(obj);  
    else  
        return createExprForObjVar(SVFUtil::cast<GepObjVar>(svfir->getNode(gepObj)));  
}
```

Example 4: Branches

```
1 void foo(int x){  
2     if(x > 10) {  
3         y = x + 1;  
4     }  
5     else {  
6         y = 10;  
7     }  
8     assert(y >= x + 1);  
9 }
```

Example 4: Branches

One Concrete Execution
(concrete states)

```
1 void foo(int x){  
2     if(x > 10) {  
3         y = x + 1;  
4     }  
5     else {  
6         y = 10;  
7     }  
8     assert(y >= x + 1);  
9 }
```

One execution:

x : 20

y : 21

Another execution:

x : 8

y : 10

Example 4: Branches

```
1 void foo(int x){  
2     if(x > 10) {  
3         y = x + 1;  
4     }  
5     else {  
6         y = 10;  
7     }  
8     assert(y >= x + 1);  
9 }
```

One Concrete Execution
(concrete states)

One execution:

x : 20

y : 21

Another execution:

x : 8

y : 10

Symbolic Execution
(Symbolic states)

If branch:

x : $\text{getZ3Expr}(x) > 10$

y : $\text{getZ3Expr}(x) + 1$

Else branch:

x : $\text{getZ3Expr}(x) \leq 10$

y : 10

Checking non-existence of counterexamples:

Path	$\psi(N_1) \wedge \psi(N_2) \wedge \dots \wedge \psi(N_i) \wedge \neg\psi(Q)$	Satisfiability	Counterexample
$\ell_1 \rightarrow \ell_2 \rightarrow \ell_3 \rightarrow \ell_8$ (if.then branch)	$x > 10 \wedge y \equiv x + 1 \wedge y < x + 1$	unsat	\emptyset
$\ell_1 \rightarrow \ell_2 \rightarrow \ell_6 \rightarrow \ell_8$ (if.else branch)	$x \leq 10 \wedge y \equiv 10 \wedge y < x + 1$	sat	$\{x : 10, y : 10\}$

Getting the potential counterexample via “`getSolver().get_model()`” after “`getSolver().check()`”.

- For the if branch, the assertion at ℓ_8 is valid, i.e., no counterexamples exist.
- For the else branch, the assertion at ℓ_8 is invalid. A counterexample is “x : 10, y : 10”.

Example 4: Branches

```
1 void foo(int x){  
2     int y;  
3     if(x > 10) {  
4         y = x + 1;  
5     }  
6     else {  
7         y = 10;  
8     }  
9     svf_assert(y >= x + 1);  
10 }
```

Source code


```
1 define void @foo(i32 %x) #0 {  
2 entry:  
3     %cmp = icmp ugt i32 %x, 10  
4     br i1 %cmp, label %if.then, label %if.else  
5  
6 if.then:  
7     %add = add i32 %x, 1  
8     br label %if.end  
9  
10 if.else:  
11     br label %if.end  
12  
13 if.end: = %if.else, %if.then  
14     %y.0 = phi i32 [%add, %if.then], [10, %if.else]  
15     %add1 = add i32 %x, 1  
16     %cmp2 = icmp uge i32 %y.0, %add1  
17     call void @svf_assert(i1 zeroext %cmp2)  
18     ret void  
19 }
```

LLVM IR

Example 4: Branches


```
1 define void @foo(i32 %x) #0 {  
2   entry:  
3     %cmp = icmp ugt i32 %x, 10  
4     br i1 %cmp, label %if.then, label %if.else  
5  
6   if.then:  
7     %add = add i32 %x, 1  
8     br label %if.end  
9  
10  if.else:  
11    br label %if.end  
12  
13  if.end: = %if.else, %if.then  
14    %y.0 = phi i32 [%add, %if.then], [10, %if.else]  
15    %add1 = add i32 %x, 1  
16    %cmp2 = icmp uge i32 %y.0, %add1  
17    call void @svf_assert(i1 zeroext %cmp2)  
18    ret void  
19 }
```

LLVM IR



ICFG

Example 4: Branches




Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \text{svf_assert (if.then branch)}$

-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
...	

The values of Z3 expressions for each SVFVar after analyzing GlobalICFGNode0

ICFG

Example 4: Branches




Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow$
 $6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.then branch)

```
## Analyzing IntraICFGNode2 {fun: foo}
CmpStmt: [Var8 <-- (Var7 predicate34 Var9)]
%cmp = icmp ugt i32 %x, 10
==> (not (<= ValVar7 ValVar9))
==> (= ValVar8 1)
...
```

Code for handling CmpStmt has been implemented in the HandleNonBranch() function.

Example 4: Branches



Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow$
 $6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.then branch)


-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
+ValVar8	Value: 1
...	

Analyzing IntraICFGNode2 {fun: foo}

CmpStmt: [Var8 \leftarrow (Var7 pred34 Var9)]

%cmp = icmp ugt i32 %x, 10

Example 4: Branches



Algorithm 14: 3 **handleIntra(intraEdge)**


```
2 if intraEdge.getCondition() &&  
  !handleBranch(intraEdge) then  
4   return false;  
6 else  
8   handleNonBranch(edge);
```

Algorithm 15: **handleBranch(intraEdge)**

```
1 cond = intraEdge.getCondition();  
2 succ = intraEdge.getSuccessorCondValue();  
3 getSolver().push();  
4 addToSolver(cond == succ);  
5 res = getSolver().check();  
6 getSolver().pop();  
7 if res == unsat then  
8   return false;  
9 else  
10  addToSolver(cond == succ);  
11  return true;
```

Note: `getSolver().push()` creates a new stack frame for maintaining the newly added Z3 constraints.

Example 4: Branches



Algorithm 16: 3 `handleIntra(intraEdge)`


```
2 if intraEdge.getCondition() &&
   !handleBranch(intraEdge) then
4   | return false;
6 else
8   | handleNonBranch(edge);
```

Algorithm 17: `handleBranch(intraEdge)`

```
1 cond = intraEdge.getCondition();
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push();
4 addToSolver(cond == succ);
5 res = getSolver().check();
6 getSolver().pop();
7 if res == unsat then
8   | return false;
9 else
10  | addToSolver(cond == succ);
11  | return true;
```

Note: `getSolver().pop()` pops out the top stack frame, which contains the Z3 constraint `cond == succ`.

Example 4: Branches




Algorithm 18: 3 **handleIntra**(intraEdge)

```
1 if intraEdge.getCondition() &&
  !handleBranch(intraEdge) then
2   return false;
3 else
4   handleNonBranch(edge);
```

Algorithm 19: **handleBranch**(intraEdge)

```
1 cond = intraEdge.getCondition();
2 succ = intraEdge.getSuccessorCondValue();
3 getSolver().push();
4 addToSolver(cond == succ);
5 res = getSolver().check();
6 getSolver().pop();
7 if res == unsat then
8   return false;
9 else
10  addToSolver(cond == succ);
11  return true;
```

Example 4: Branches



Verifying path: 0 → 1 → 2 → 3 → 4 →

6 → 7 → 8 → 9 → *svf_assert* (if.then branch)

-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
...	


Branch IntraCFGEde: [ICFGNode4 ← ICFGNode3]

branchCondition: %cmp = icmp ugt i32 %x, 10
(= ValVar8 1)

This conditional ICFGEde is **feasible**!!

ICFG

Example 4: Branches



Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow$

$6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.then branch)

-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
+ValVar11	Value: 12
...	


Analyzing IntraICFGNode4 {fun: foo}

BinaryOPStmt: $[Var11 \leftarrow (Var7 \text{ opcode13 } var12)]$

$\%add = add\ i32\ \%x,\ 1$

ICFG


Example 4: Branches



Algorithm 20: 3 `handleIntra(intraEdge)`

```
2 if intraEdge.getCondition() &&  
   !handleBranch(intraEdge) then  
4   | return false;  
6 else  
8   | handleNonBranch(edge);
```

Example 4: Branches




Algorithm 21: 3 handlePhi(intraEdge)

```

1 res ← getZ3Expr(phi.getResID());
2 opINodeFound ← false;
3 for i ← 0 to phi.getOpVarNum() - 1 do
4   if srcNode.getFun().postDominate(srcNode.getBB(),
5     phi.getOpICFGNode(i).getBB()) then
6     ope ← getZ3Expr(phi.getOpVar(i).getId());
7     addToSolver(res == ope);
8   opINodeFound ← true;
  
```

ICFG

Example 4: Branches



Verifying path: 0 → 1 → 2 → 3 → 4 →
6 → 7 → 8 → 9 → *svf_assert* (if.then branch)


```
-----SVFVar and Value-----
ObjVar5 (0x7f000005)   Value: NULL
ValVar4               Value: 0x7f000005
ValVar9               Value: 10
ValVar12              Value: 1
ValVar7               Value: 11
ValVar8               Value: 1
ValVar11              Value: 12
+ValVar16              Value: 12
...
-----
```

Analyzing IntraICFGNode7 {fun: foo}

PhiStmt: [Var16 ← ([Var11, ICFGNode6], [Var9, ICFGNode15])]

%y.0 = phi i32 [%add, %if.then], [10, %if.else]

Example 4: Branches



Verifying path: 0 → 1 → 2 → 3 → 4 →

6 → 7 → 8 → 9 → *svf_assert* (if.then branch)


-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
ValVar11	Value: 12
ValVar16	Value: 12
+ValVar17	Value: 12
...	

Analyzing IntraICFGNode8 {fun: foo}

BinaryOPStmt: [Var17 ← (Var7 opcode13 var12)]

%add1 = add i32 %x, 1

Example 4: Branches



Verifying path: 0 → 1 → 2 → 3 → 4 →

6 → 7 → 8 → 9 → *svf_assert* (if.then branch)


-----SVFVar and Value-----	
ObjVar5 (0xf000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
ValVar11	Value: 12
ValVar16	Value: 12
ValVar17	Value: 12
+ValVar18	Value: 1
...	

Analyzing IntraICFGNode9 {fun: foo}

CmpStmt: [Var18 ← (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %y.0, %add1

Example 4: Branches



Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow$

$6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.then branch)


-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
ValVar11	Value: 12
ValVar16	Value: 12
ValVar17	Value: 12
ValVar18	Value: 1
...	

The assertion is successfully verified!!

START: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$

ICFG

Example 4: Branches




Algorithm 22: 3 `handleIntra(intraEdge)`

```
2 if intraEdge.getCondition() &&  
  !handleBranch(intraEdge) then  
4   return false;  
6 else  
8   handleNonBranch(edge);
```

Algorithm 23: `handleBranch(intraEdge)`

```
1 cond = intraEdge.getCondition();  
2 succ = intraEdge.getSuccessorCondValue();  
3 getSolver().push();  
4 addToSolver(cond == succ);  
5 res = getSolver().check();  
6 getSolver().pop();  
7 if res == unsat then  
8   return false;  
9 else  
10  addToSolver(cond == succ);  
11  return true;
```

Example 4: Branches



Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow svf_assert$ (if.else branch)


-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 10
ValVar8	Value: 0
...	

Branch IntraCFGEde: [ICFGNode4 \leftarrow ICFGNode3]
branchCondition: %cmp = icmp ugt i32 %x, 10
(= ValVar8 0)

This conditional ICFGEde is **feasible**!!

In this path, ValVar8's value is chaged to 0,
therefore, ValVar7's value is chaged to 10.

Example 4: Branches



Verifying path: 0 → 1 → 2 → 3 → 5 →
7 → 8 → 9 → *svf_assert* (if.else branch)

```
-----SVFVar and Value-----
ObjVar5 (0x7f000005)    Value: NULL
ValVar4                 Value: 0x7f000005
ValVar9                 Value: 10
ValVar12                Value: 1
ValVar7                 Value: 10
ValVar8                 Value: 1
+ValVar16               Value: 10
...
-----
```


Analyzing IntraICFGNode7 {fun: foo}

PhiStmt: [Var16 ← ([Var11, ICFGNode6], [Var9, ICFGNode15])]

%y.0 = phi i32 [%add, %if.then], [10, %if.else]

ICFG

Example 4: Branches



Verifying path: 0 → 1 → 2 → 3 → 5 →
7 → 8 → 9 → *svf_assert* (if.else branch)

-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
ValVar16	Value: 10
ValVar17	Value: 11
+ValVar18	Value: 0
...	


Analyzing IntraICFGNode9 {fun: foo}

CmpStmt: [Var18 ← (Var16 pred35 Var17)]

%cmp2 = icmp uge i32 %y.0, %add1

ICFG

Example 4: Branches



Verifying path: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \text{svf_assert}$ (if.else branch)

-----SVFVar and Value-----	
ObjVar5 (0x7f000005)	Value: NULL
ValVar4	Value: 0x7f000005
ValVar9	Value: 10
ValVar12	Value: 1
ValVar7	Value: 11
ValVar8	Value: 1
ValVar16	Value: 10
ValVar17	Value: 11
ValVar18	Value: 0
...	

The assertion fails!!

START: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow \text{svf_assert}$

Example 5: Interprocedural

```
1 int foo(int p) {  
2     return p;  
3 }  
4 int main(int argc) {  
5     int x;  
6     int y;  
7     x = foo(3); // ctx_7  
8     y = foo(argc); // ctx_8  
9     assert(y == argc);  
10 }
```

ctx_7: context calling foo at ℓ_7

ctx_8: context calling foo at ℓ_8

Example 5: Interprocedural

```
1 int foo(int p) {  
2     return p;  
3 }  
4 int main(int argc) {  
5     int x;  
6     int y;  
7     x = foo(3); // ctx_7  
8     y = foo(argc); // ctx_8  
9     assert(y == argc);  
10 }
```

ctx_7: context calling foo at ℓ_7

ctx_8: context calling foo at ℓ_8

One Concrete Execution
(Concrete states)

One execution:

argc : 0

push calling context (calling foo at ℓ_7)

p : 3

calling context pop (returning from foo at ℓ_2)

x : 3

push calling context (calling foo at ℓ_8)

p : 0

pop calling context (returning from foo ℓ_2)

y : 0

Example 5: Interprocedural

```
1 int foo(int p) {  
2     return p;  
3 }  
4 int main(int argc) {  
5     int x;  
6     int y;  
7     x = foo(3); // ctx_7  
8     y = foo(argc); // ctx_8  
9     assert(y == argc);  
10 }
```

ctx_7: context calling foo at ℓ_7

ctx_8: context calling foo at ℓ_8

One Concrete Execution (Concrete states)

One execution:

argc : 0
push calling context (calling foo at ℓ_7)
p : 3
calling context pop (returning from foo at ℓ_2)
x : 3
push calling context (calling foo at ℓ_8)
p : 0
pop calling context (returning from foo ℓ_2)
y : 0

Symbolic Execution (Symbolic states)

One execution:

argc : getZ3Expr(argc)
push calling context (calling foo at ℓ_7)
ctx_7_p : 3
pop calling context (returning from foo at ℓ_2)
x : getZ3Expr(p, ctx_7)
push calling context (calling foo at ℓ_8)
ctx_8_p : getZ3Expr(argc)
pop calling context (returning from foo ℓ_2)
y : getZ3Expr(p, ctx_8)

Example 5: Interprocedural

```
1 int foo(int p) {  
2     return p;  
3 }  
4 int main(int argc) {  
5     int x;  
6     int y;  
7     x = foo(3); // ctx_7  
8     y = foo(argc); // ctx_8  
9     assert(y == argc);  
10 }
```

ctx_7: context calling foo at ℓ_7

ctx_8: context calling foo at ℓ_8

One Concrete Execution (Concrete states)

One execution:

argc : 0
push calling context (calling foo at ℓ_7)
p : 3
calling context pop (returning from foo at ℓ_2)
x : 3
push calling context (calling foo at ℓ_8)
p : 0
pop calling context (returning from foo ℓ_2)
y : 0

Symbolic Execution (Symbolic states)

One execution:

argc : getZ3Expr(argc)
push calling context (calling foo at ℓ_7)
ctx_7_p : 3
pop calling context (returning from foo at ℓ_2)
x : getZ3Expr(p, ctx_7)
push calling context (calling foo at ℓ_8)
ctx_8_p : getZ3Expr(argc)
pop calling context (returning from foo ℓ_2)
y : getZ3Expr(p, ctx_8)

Checking non-existence of counterexamples:

$\psi(N_1) \wedge \psi(N_2) \wedge \dots \psi(N_i) \wedge \neg\psi(Q)$	Satisfiability	Counterexample
$\text{ctx_7_p} \equiv 3 \wedge x \equiv \text{ctx_7_p} \wedge \text{ctx_8_p} \equiv \text{argc} \wedge y \equiv \text{ctx_7_p} \wedge y \neq \text{argc}$	unsat	\emptyset

foo's argument p needs to be **differentiated and renamed** as ctx_7_p and ctx_8_p due to two calling contexts, ctx_7 and ctx_8 to mimic the runtime call stack which holds the local variable p.

What's next?

- (1) Understand SSE algorithms and examples in the slides
- (2) Finish the Quiz-2 and Lab-2 on WebCMS
- (3) Start implementing the automated translation from code to Z3 formulas using SSE and Z3SSEMgr in Assignment 2