Project Report

Introduction

This report presents the design, implementation, and testing of a digital communication system using VHDL (VHSIC Hardware Description Language). The system consists of a Transmitter, a Receiver, and a Top Module integrating both. The goal is to transmit data with error detection and correction capabilities using Hamming code. This report includes explanations of the Hamming code algorithm, the VHDL code for each module, their respective testbenches, and the simulation results.

Hamming Code Overview

Hamming code is a type of binary error-correcting code that can detect and correct single-bit errors. It is widely used in digital communication systems to ensure data integrity. The key features of Hamming code include:

- Parity Bits: Extra bits added to the original data to help detect and correct errors.
- **Error Detection and Correction**: Hamming code can detect and correct single-bit errors and detect double-bit errors.

Hamming Code Generation

For an 8-bit data word, Hamming code adds 4 parity bits to create a 12-bit encoded word. The positions of the parity bits are powers of 2 (1, 2, 4, 8). The parity bits are calculated as follows:

- P1 (parity bit for positions 1, 3, 5, 7, 9, 11): $P1 = D7 \oplus D6 \oplus D4 \oplus D3 \oplus D1$
- P2 (parity bit for positions 2, 3, 6, 7, 10, 11): $P2 = D7 \oplus D5 \oplus D4 \oplus D2 \oplus D1$
- P4 (parity bit for positions 4, 5, 6, 7, 12): $P4 = D6 \oplus D5 \oplus D4 \oplus D0$
- P8 (parity bit for positions 8, 9, 10, 11, 12): $P8 = D3 \oplus D2 \oplus D1 \oplus D0$

System Design

The digital communication system consists of three main components:

- 1. **Transmitter:** Encodes the data with Hamming code, introduces a noise bit, and transmits the data serially.
- 2. **Receiver:** Receives the serial data, detects and corrects errors using Hamming code, and extracts the original data.
- 3. **Top Module**: Integrates the Transmitter and Receiver to simulate the complete communication system.

Transmitter Module

The Transmitter module encodes the 8-bit data into a 12-bit Hamming code, introduces noise, and transmits the data serially.

```
signal bit_count : integer range 0 to 27 := 0; -- Bit counter
signal shift reg : STD LOGIC VECTOR (27 downto 0) := (others => '0');
-- Shift register to hold the data
    signal encoded data : STD LOGIC VECTOR (11 downto 0) := (others => '0');
-- 12-bit encoded data
    -- Function to calculate parity bits
    function calculate parity(d: STD LOGIC VECTOR(7 downto 0)) return
STD LOGIC VECTOR is
         variable p: STD LOGIC VECTOR(3 downto 0);
    begin
         p(0) := d(7) \times d(6) \times d(4) \times d(3) \times d(1);
         p(1) := d(7) \times d(5) \times d(4) \times d(2) \times d(1);
         p(2) := d(6) \times d(5) \times d(4) \times d(0);
         p(3) := d(3) \times or d(2) \times or d(1) \times or d(0);
         return p;
    end function;
begin
    -- Main process
    process(clk, reset)
    begin
         if reset = '1' then
             -- Reset all signals
             state <= IDLE;</pre>
             bit count <= 0;</pre>
             shift req <= (others => '0');
             encoded data <= (others => '0');
             ready <= '0';
              Tx <= '0';
         elsif rising edge(clk) then
              case state is
                  when IDLE =>
                       ready <= '0';
                       Tx <= '0';
                       -- Calculate parity bits and encode data
                       encoded data(11) <= calculate parity(data in)(0);</pre>
                       encoded data(10) <= calculate parity(data in)(1);</pre>
                       encoded data(9) <= data_in(7);</pre>
                       encoded data(8) <= calculate parity(data in)(2);
                       encoded data (7) \leftarrow \text{data in } (6);
                       encoded data(6) <= data in(5);</pre>
                       encoded data(5) <= data in(4);</pre>
                       encoded_data(4) <= calculate_parity(data_in)(3);</pre>
                       encoded data(3) <= data in(3);</pre>
                       encoded data(2) <= data in(2);</pre>
                       encoded data(1) <= data in(1);</pre>
                       encoded data(^{0}) <= data in(^{0});
                       encoded data(noise bit) <= not encoded data(noise bit);</pre>
                       if En = '1' then
                           -- Concatenate header, encoded data, and footer
                           shift reg <= header in & encoded data & footer in;
                           bit count <= 0;
                           ready <= '0';
                           state <= Noise;</pre>
                       end if;
```

```
when Noise =>
                      -- Add noise bit
                      shift reg(8 + noise bit) <= not shift reg(8 + noise bit);</pre>
                      state <= TRANSMIT;</pre>
                 when TRANSMIT =>
                     -- Transmit the data bit by bit
                     ready <= '1';
                      Tx \leq shift reg(27);
                      shift reg <= shift reg(26 downto 0) & '0';</pre>
                      bit count <= bit count + 1;</pre>
                      if bit count = 27 then
                          state <= DONE;</pre>
                      end if;
                 when DONE =>
                      -- Transmission complete
                      Tx <= '0';
                      ready <= '0';
                      state <= IDLE;</pre>
                 when others =>
                     state <= IDLE;</pre>
             end case;
        end if;
    end process;
end Behavioral;
```

- State Definition: Defines the states IDLE, Noise, TRANSMIT, and DONE.
- calculate_parity Function: Calculates the parity bits for the given data.
- **Main Process**: Handles the state transitions and performs the encoding, noise addition, and transmission.

Transmitter Testbench

The testbench verifies the functionality of the Transmitter module.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Transmitter tb is
end Transmitter tb;
architecture Behavioral of Transmitter tb is
    -- Component Declaration for the Unit Under Test (UUT)
    component Transmitter
        Port (
            clk : in STD_LOGIC;
reset : in STD_LOGIC;
            En : in STD_LOGIC;
ready : out STD LOGIC;
            header in : in STD LOGIC VECTOR (7 downto 0);
            data in : in STD LOGIC VECTOR (7 downto 0);
            footer_in : in STD LOGIC VECTOR (7 downto 0);
                       : out STD LOGIC;
            noise bit : in integer range 0 to 11
        );
    end component;
    -- Inputs
    signal clk : STD_LOGIC := '0';
    signal reset : STD_LOGIC := '0';
signal En : STD_LOGIC := '0';
    signal header in : STD LOGIC VECTOR (7 downto 0) := "10101010";
    signal data in : STD LOGIC VECTOR (7 downto 0) := "10011110";
    signal footer in : STD LOGIC VECTOR (7 downto 0) := "01010101";
    signal noise bit : integer range 0 to 11;
    -- Outputs
    signal ready
                        : STD LOGIC;
    signal Tx
                             : STD LOGIC;
    -- Clock period definition
    constant clk period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: Transmitter Port map (
            clk => clk,
            reset => reset,
            En \Rightarrow En,
```

```
ready => ready,
        header in => header in,
        data in => data in,
        footer in => footer in,
        Tx => Tx,
        noise bit => noise bit
    );
-- Clock process definitions
clk process :process
begin
   clk <= '0';
    wait for clk period/2;
    clk <= '1';
    wait for clk_period/2;
end process;
-- Stimulus process
stim proc: process
begin
    -- Initialize Inputs
   reset <= '1';
    wait for clk period*1.5;
    reset <= '0';
    wait for clk period*2;
    -- First Test Case
    noise bit <= 2;
    wait for clk_period*2;
   header_in <= "10101010";
    data_in <= "10011110";
    footer in <= "01010101";
    wait for clk period*4;
    En <= '1';
    -- Wait for the first transmission to complete
    wait for clk period*30;
    En <= '0';
    -- Apply reset before the second test case
    reset <= '1';
      noise bit <= 0;
    wait for clk period*2;
    reset <= '0';
    wait for clk period*2;
    -- Second Test Case
    noise bit <= 2;
    wait for clk period*2;
    header in <= "11110000";
    data in <= "01100110";
    footer in <= "00001111";
    wait for clk period*4;
```

```
En <= '1';


-- Wait for the Second transmission to complete
wait for clk_period*30;

En <= '0';

-- Stop simulation
wait;
end process;
end Behavioral;</pre>
```

- Initialization: Initializes the inputs and generates a clock signal.
- Stimulus Process: Applies test cases to the Transmitter module and verifies the output.

Results



The values of Tx for each item are shown in the figure above (note the values of Tx when ready is equal to 1).

Receiver Module

The Receiver module receives the serial data, detects and corrects errors using Hamming code, and extracts the original data.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL; -- Use only IEEE.NUMERIC STD for type conversions
entity Receiver is
   Port (
       clk
                            : in STD_LOGIC;
       reset
                              : in STD_LOGIC;
       En
                              : in STD LOGIC;
                              : in STD LOGIC;
corrected_data_out : out STD_LOGIC_VECTOR (7 downto 0); --
Signal for corrected data
       corrected encoded data out : out STD LOGIC VECTOR (11 downto 0); --
Signal for corrected encoded data
       corrupted_bit_out : out STD_LOGIC_VECTOR (3 downto 0); --
Signal for corrupted bit
                           : out STD LOGIC_VECTOR (3 downto 0); --
      new parity out
Signal for new parity bits
      old parity out
                              : out STD LOGIC VECTOR (3 downto 0) --
Signal for old parity bits
   );
end Receiver;
architecture Behavioral of Receiver is
   -- State type definition
   type state type is (IDLE, RECEIVE, DONE, CHECK, CHECK2, CORRECTION);
   signal state
                                   : state type := IDLE; -- Current
   signal bit count
                                 : integer range 0 to 30 := 0; -- Bit
counter
   signal shift reg
                                  : STD LOGIC VECTOR (27 downto 0) :=
(others => '0'); -- Shift register to hold received data
   signal corrupted bit
                                : STD LOGIC VECTOR (3 downto 0) :=
(others => '0'); -- Corrupted bit location
   signal new parity
                                  : STD LOGIC VECTOR (3 downto 0) :=
(others => '0'); -- New parity bits
```

```
: STD LOGIC VECTOR (3 downto 0) :=
    signal old parity
(others => '0'); -- Old parity bits
    signal encoded data internal
                                         : STD LOGIC VECTOR (11 downto 0) :=
(others => '0'); -- Internal encoded data
    signal corrected data internal
                                        : STD LOGIC VECTOR (7 downto 0) :=
(others => '0'); -- Internal corrected data
    signal corrected encoded data internal : STD LOGIC VECTOR (11 downto 0)
:= (others => '0'); -- Internal corrected encoded data
    -- Function to calculate parity bits
    function calculate parity(d: STD LOGIC VECTOR(7 downto 0)) return
STD LOGIC VECTOR is
        variable p: STD LOGIC VECTOR(3 downto 0);
    begin
        p(0) := d(7) \times d(6) \times d(4) \times d(3) \times d(1);
        p(1) := d(7) \times d(5) \times d(4) \times d(2) \times d(1);
        p(2) := d(6) \times d(5) \times d(4) \times d(0);
        p(3) := d(3) \times d(2) \times d(1) \times d(0);
        return p;
    end function;
begin
    -- Assign debug signals
    debug shift reg <= shift reg;
    encoded data out <= encoded data internal;</pre>
    corrected data out <= corrected data internal;</pre>
    corrected encoded data out <= corrected encoded data internal;
    corrupted bit out <= corrupted bit;</pre>
    new parity out <= new parity;</pre>
    old parity out <= old parity;
    -- Main process
    process(clk, reset)
    begin
        if reset = '1' then
            -- Reset all signals
            state <= IDLE;</pre>
            bit count <= 0;
            shift reg <= (others => '0');
            header out <= (others => '0');
            encoded data internal <= (others => '0');
            corrected data internal <= (others => '0');
            corrected encoded data internal <= (others => '0');
            footer_out <= (others => '0');
            ready <= '0';
            corrupted bit <= "0000";</pre>
            new parity <= (others => '0');
             old parity <= (others => '0');
        elsif rising edge(clk) then
            if En = \overline{1} then
                 case state is
                     when IDLE =>
                         ready <= '0';
                         if Rx = '1' or Rx = '0' then -- Start receiving on
any change on Rx
                             state <= RECEIVE;</pre>
                             bit count <= 0;
```

- State Definition: Defines the states IDLE, RECEIVE, DONE, CHECK, CHECK2, and CORRECTION.
- calculate_parity Function: Calculates the parity bits for the given data.
- **Main Process:** Handles the state transitions and performs the reception, error detection, and correction.

Receiver Testbench

The testbench verifies the functionality of the Receiver module.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Receiver tb is
end Receiver tb;
architecture Behavioral of Receiver tb is
     -- Component Declaration for the Unit Under Test (UUT)
     component Receiver
          Port (
               clk
                                              : in STD LOGIC;
               reset
                                               : in STD LOGIC;
: in STD_LOGIC;
Rx : in STD_LOGIC;
header_out : out STD_LOGIC_VECTOR (7 downto 0);
encoded_data_out : out STD_LOGIC_VECTOR (11 downto 0);
footer_out : out STD_LOGIC_VECTOR (7 downto 0);
ready : out STD_LOGIC_VECTOR (7 downto 0);
ready : out STD_LOGIC_VECTOR (27 downto 0);

-- Debug signal for shift register
corrected_data out -- Signal for
               corrected_data_out : out STD_LOGIC_VECTOR (7 downto 0);
 -- Signal for corrected data
              corrected encoded data out : out STD LOGIC VECTOR (11 downto 0);
-- Signal for corrected encoded data
              corrupted_bit_out
                                              : out STD LOGIC VECTOR (3 downto 0);
-- Signal for corrupted bit
                                               : out STD LOGIC VECTOR (3 downto 0);
              new parity out
 -- Signal for new parity bits
               old parity out
                                               : out STD LOGIC VECTOR (3 downto 0)
-- Signal for old parity bits
          );
     end component;
                              : STD_LOGIC := '0';
: STD_LOGIC
     -- Inputs
     signal clk
     signal reset
     signal En
                                             : STD LOGIC := '0';
                                              : STD LOGIC := '0';
     signal Rx
     -- Outputs
                                             : STD LOGIC VECTOR (7 downto 0);
     signal header out
```


```
signal encoded_data_out : STD_LOGIC_VECTOR (11 downto 0);
                                   : STD LOGIC VECTOR (7 downto 0);
   signal footer out
                                  : STD LOGIC;
   signal ready
   signal debug_shift reg
                                  : STD_LOGIC_VECTOR (27 downto 0);
   signal corrected_data_out
                                 : STD_LOGIC_VECTOR (7 downto 0);
   signal corrected encoded data out : STD LOGIC VECTOR (11 downto 0);
   : STD LOGIC VECTOR (3 downto 0);
   signal old parity out
   -- Clock period definition
   constant clk period : time := 10 ns;
begin
   -- Instantiate the Unit Under Test (UUT)
   uut: Receiver Port map (
           clk => clk,
           reset => reset,
           En => En,
           Rx => Rx
           header out => header out,
           encoded data out => encoded data out,
           footer out => footer out,
           ready => ready,
           debug shift reg => debug shift reg,
           corrected data out => corrected data out,
           corrected encoded data out => corrected encoded data out,
           corrupted bit out => corrupted bit out,
           new parity out => new parity out,
           old parity out => old parity out
       );
   -- Clock process definitions
   clk process :process
   begin
       clk <= '0';
       wait for clk period/2;
       clk <= '1';
       wait for clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
   begin
       -- Initialize Inputs
       reset <= '1';
       En <= '0';
       wait for clk period*3.5;
       reset <= '0';
       wait for clk period*4;
       En <= '1';
       wait for clk period*4;
       -- Send 28 bits (header, encoded data, footer)
```

```
Rx <= '1'; wait for clk period; -- Start bit (or any bit)
Rx <= '0'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '1'; wait for clk_period;</pre>
Rx <= '0'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '0'; wait for clk period;</pre>
-- Encoded data (example)
Rx <= '0'; wait for clk period;</pre>
Rx <= '0'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '1'; wait for clk_period;</pre>
Rx <= '1'; wait for clk_period;</pre>
Rx <= '1'; wait for clk_period;</pre>
Rx <= '0'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '0'; wait for clk_period;</pre>
-- Footer
Rx <= '0'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '0'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '1'; wait for clk_period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '1'; wait for clk period;</pre>
-- Wait for output to be ready
wait for clk period*4;
-- Apply reset before the second test case
reset <= '1';
En <= '0';
wait for clk period*4;
reset <= '0';
wait for clk period*4;
En <= '1';
wait for clk period*2;
-- Send another 28 bits
Rx <= '1'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '1'; wait for clk period;</pre>
Rx <= '1'; wait for clk_period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '0'; wait for clk_period;</pre>
Rx <= '0'; wait for clk period;</pre>
Rx <= '0'; wait for clk period;</pre>
```


```
-- Encoded data (example)
         Rx <= '1'; wait for clk period;</pre>
         Rx <= '1'; wait for clk period;</pre>
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '0'; wait for clk period;
         Rx <= '1'; wait for clk_period;</pre>
         Rx <= '1'; wait for clk period;</pre>
         Rx <= '0'; wait for clk_period;</pre>
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '1'; wait for clk period;</pre>
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '1'; wait for clk period;</pre>
         -- Footer
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '0'; wait for clk period;</pre>
         Rx <= '0'; wait for clk_period;</pre>
         Rx <= '1'; wait for clk period;</pre>
         -- Wait for the second output to be ready
         wait for clk period*4;
         -- Stop simulation
         wait;
    end process;
end Behavioral;
```

- Initialization: Initializes the inputs and generates a clock signal.
- Stimulus Process: Applies test cases to the Receiver module and verifies the output.

Results



The value of the output signals of the first test bench when ready is equal to 1.



The value of the output signals of the second test bench when ready is equal to 1.

Top Module

The Top Module integrates the Transmitter and Receiver to simulate the complete communication system.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use IEEE.NUMERIC STD.ALL;
entity TopModule is
      Port (
      corrected encoded data out : out STD LOGIC VECTOR (11 downto 0);
      );
end TopModule;
architecture Behavioral of TopModule is
   signal Tx
                              : STD LOGIC;
   signal Rx
                              : STD LOGIC;
   signal ready tx
                              : STD LOGIC;
   component Transmitter
      Port (
               : in STD_LOGIC;
: in STD_LOGIC;
         clk
         En : in STD_LOGIC; ready : out STD_LOGIC;
         header_in : in STD_LOGIC_VECTOR (7 downto 0);
         data_in : in STD_LOGIC_VECTOR (7 downto 0);
          footer in : in STD LOGIC VECTOR (7 downto 0);
          Tx : out STD LOGIC;
```

```
noise bit : in integer range 0 to 11
       );
   end component;
   component Receiver
       Port (
          clk
                                  : in STD LOGIC;
          reset.
                                  : in STD LOGIC;
                                   : in STD LOGIC;
          Εn
                                   : in STD LOGIC;
          Rx
          header out
                                  : out STD LOGIC VECTOR (7 downto 0);
                                : out STD_LOGIC_VECTOR (11 downto 0);
          encoded data out
          footer out
                                  : out STD LOGIC VECTOR (7 downto 0);
          ready
                                  : out STD LOGIC;
          debug shift reg
                                  : out STD LOGIC VECTOR (27 downto 0);
          corrected data out : out STD LOGIC VECTOR (7 downto 0);
          corrected_encoded_data_out : out STD_LOGIC_VECTOR (11 downto 0);
          );
   end component;
begin
   -- Instantiate the Transmitter
   U1: Transmitter
       Port map (
                  => clk,
=> reset,
          clk
          reset
          En
                    => En,
                 => ready_tx,
          ready
          header in => header in,
          data in => data in,
           footer in => footer in,
                    => Tx,
          noise bit => noise bit
       );
   -- Connect the transmitted signal to the receiver input
   process(clk, reset)
   begin
       if reset = '1' then
          Rx <= '1';
       elsif rising_edge(clk) then
           if ready tx = '1' then
              end if;
       end if;
   end process;
   -- Instantiate the Receiver
   U2: Receiver
       Port map (
          clk
                                   => clk,
           reset
                                   => reset,
          Εn
                                   => En,
```

```
Rx
header_out
encoded_data_out
footer_out
ready
debug_shift_reg

corrected_data_out
corrected_encoded_data_out
corrupted_bit_out
new_parity_out
old_parity_out
);

end Behavioral;

=> Rx,
header_out,
=> header_out,
=> encoded_data_out,
=> connected_as per your

corrected_data_out
=> corrected_data_out,
=> corrected_encoded_data_out,
=> corrupted_bit_out,
=> new_parity_out,
=> old_parity_out
```

- Transmitter Instantiation: Instantiates the Transmitter module and connects the inputs and outputs.
- Receiver Instantiation: Instantiates the Receiver module and connects the inputs and outputs.
- **Signal Connection**: Connects the transmitted signal from the Transmitter to the Receiver.

Top Module Testbench

The testbench verifies the functionality of the Top Module.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity TopModule tb is
end TopModule tb;
architecture Behavioral of TopModule tb is
       -- Component Declaration for the Unit Under Test (UUT)
       component TopModule
              Port (
                    clk
                                                                 : in STD LOGIC;
                    clk
reset
: in STD_LOGIC;

En : in STD_LOGIC;

header_in : in STD_LOGIC_VECTOR (7 downto 0);

data_in : in STD_LOGIC_VECTOR (7 downto 0);

footer_in : in STD_LOGIC_VECTOR (7 downto 0);

noise_bit : in STD_LOGIC_VECTOR (7 downto 0);

ready : out STD_LOGIC_VECTOR (7 downto 0);

header_out : out STD_LOGIC_VECTOR (7 downto 0);

encoded_data_out : out STD_LOGIC_VECTOR (11 downto 0);

footer_out : out STD_LOGIC_VECTOR (7 downto 0);

corrected_data_out : out STD_LOGIC_VECTOR (7 downto 0);

corrected_data_out : out STD_LOGIC_VECTOR (7 downto 0);


corrected_encoded_data_out : out STD_LOGIC_VECTOR (7 downto 0);
                    reset
                     corrected encoded data out : out STD LOGIC VECTOR (11 downto 0);
                    );
       end component;
       -- Inputs
      signal clk : STD_LOGIC := '0';
signal reset : STD_LOGIC := '0';
signal En : STD_LOGIC := '0';
       signal header in : STD LOGIC VECTOR (7 downto 0) := "10101010";
       signal data_in : STD_LOGIC_VECTOR (7 downto 0) := "10011110";
signal footer_in : STD_LOGIC_VECTOR (7 downto 0) := "010101011";
       signal noise bit : integer range 0 to 11;
       -- Outputs
      signal ready
signal header_out
: STD_LOGIC;
stgnal header_out
: STD_LOGIC_VECTOR (7 downto 0);
```

```
signal encoded_data_out : STD_LOGIC_VECTOR (11 downto 0);
                                    : STD LOGIC VECTOR (7 downto 0);
    signal footer out
    signal corrected_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal corrected_encoded_data_out : STD_LOGIC_VECTOR (11 downto 0);
    signal corrupted bit out : STD_LOGIC_VECTOR (3 downto 0);
    signal new parity out
                                   : STD LOGIC VECTOR (3 downto 0);
    signal old parity out
                                   : STD LOGIC VECTOR (3 downto 0);
    -- Clock period definition
    constant clk period : time := 10 ns;
begin
    -- Instantiate the Unit Under Test (UUT)
    uut: TopModule Port map (
           clk
                                     => clk,
           reset
                                     => reset,
           En
                                     => En,
           header in
                                    => header in,
                                   => data_in,
=> footer_in,
=> noise_bit,
           data in
           footer in
           noise bit
                                 => ready,
=> header_out,
=> encoded_data_out,
=> footer_out,
           ready
           header out
           encoded_data_out
           footer out
           corrected data out => corrected data out,
           corrected_encoded_data_out => corrected_encoded_data_out,
           );
    -- Clock process definitions
    clk process :process
   begin
       clk <= '0';
       wait for clk period/2;
       clk <= '1';
       wait for clk period/2;
    end process;
    -- Stimulus process
    stim proc: process
   begin
       -- Initialize Inputs
       reset <= '1';
       wait for clk period*1.5;
       reset <= '0';
       wait for clk period*2;
       -- First Test Case
       noise bit <= 2;
       wait for clk period*2;
       header in <= "10101010";
       data in <= "100111110";
```


```
footer in <= "01010101";
        wait for clk period*4;
        En <= '1';
        -- Wait for the first transmission to complete
        wait for clk_period*40;
        En <= '0';
        -- Apply reset before the second test case
        reset <= '1';
         noise bit <= 0;
        wait for clk period*2;
        reset <= '0';
        wait for clk_period*2;
        -- Second Test Case
        noise bit <= 2;
        wait for clk period*2;
        header in <= "11110000";
        data in <= "01100110";
        footer in <= "00001111";
        wait for clk period*4;
        En <= '1';
        -- Wait for the Second transmission to complete
        wait for clk period*40;
        En <= '0';
        -- Stop simulation
       wait;
   end process;
end Behavioral;
```

- Initialization: Initializes the inputs and generates a clock signal.
- **Stimulus Process**: Applies test cases to the Top Module and verifies the output.

Results



The value of the output signals of the first test bench when ready is equal to 1. As can be seen, the values of these signals are exactly equal to the results of the receiver section; Because the input signals are chosen exactly the same.



The value of the output signals of the second test bench when ready is equal to 1. As can be seen, the values of these signals are exactly equal to the results of the receiver section; Because the input signals are chosen exactly the same.

Conclusion

This report presents the design and implementation of a digital communication system using VHDL, incorporating Hamming code for error detection and correction. The system consists of a Transmitter, a Receiver, and a Top Module that integrates both. The functionality of each module was verified using testbenches, ensuring the system's capability to detect and correct single-bit errors effectively. This implementation demonstrates the robustness and reliability of Hamming code in digital communication systems.