











FF O con reset e enable > orenitocture fin ef offer Diseño sincrono signalor (_registd_logic; signal of next ista, Pogie; 0110 begin registra all Process Colk, rst) Otro: reg. 8 bits roset e begin frst= 11 then r_res <= 0') elsif cism-edge (clk) and ena : 11 then eti port 69 r_reg = r_next endic. and process cno Le architecture in of offeris signal & regist sto logic ve efor (2 dounte 0) Signal rest. Std logic vector (7 do unto 0); -- registro off begin of rst = 111 then 1 reg (= cothors => ~0') elsif rision edge (clk) and ena='1' then end if reg c = r - n ext. end process; logicalestado sote. r-next C=d; rógica de salida 9 C= r-reg

data out selpato = apo (8) & cont_de (1 donte se le ctor op can · ARntar de salido

