

#### GENERADOR DE FUCIONES POR SÍNTESIS DIGITAL DIRECTA

Grupo 6

Reymundo Ramos, Renzo Edmundo Aldana Antezana, Andy Jesús Calixto Ruiz, Joastin Jeremi Vargas Quispe, Alexandra Antonella



#### **TEMARIO**

- 1) Materiales y Herramientas
- 2) Desarrollo del proyecto
- 3) Funcionamiento del sistema
- 4) Conclusiones
- 5) Bibliografía




#### MATERIALES Y HERRAMIENTAS






• DIAGRAMA DE BLOQUES DEL SISTEMA





• DIAGRAMA RTL DEL SISTEMA





```
library ieee;
      use ieee.std logic 1164.all;
   use ieee numeric std.all;
    entity TF3 is
         port
           -- Input ports
           clk, rst : in std logic;
10
           tuning : in std logic vector(10 downto 0);
           onda_ctrl : in std logic vector(1 downto 0);
11
           prueba salida: out std logic vector(10 downto 0);
12
13
            -- Output ports
            salida : out std logic);
14
15
      end TF3;
16
17
    ⊟architecture fn of TF3 is
18
19
         signal w1, w2, w3 : std logic vector(10 downto 0);
20
         signal w7, w8, w9 : std logic vector(10 downto 0);
21
22
         signal tope : std logic;
23
         component mux
25
         port (
26
            seno_in, sierra_in, triangulo_in: in std_logic_vector(10 downto 0);
27
           onda ctrl: in std logic vector(1 downto 0);
```



```
output: out std_logic_vector(10 downto 0)
         end component;
31
         component sine wave
         PORT
         address : IN STD LOGIC VECTOR (10 DOWNTO 0);
         clock : IN STD LOGIC := '1';
           q : OUT STD LOGIC VECTOR (10 DOWNTO 0)
         END component;
40
41
         component sierra wave
         PORT
43
           address : IN STD_LOGIC_VECTOR (10 DOWNTO 0); clock : IN STD_LOGIC := '1';
            q : OUT STD LOGIC VECTOR (10 DOWNTO 0)
         END component;
49
        component triangulo wave
50
         PORT
53
            address : IN STD LOGIC VECTOR (10 DOWNTO 0);
            clock : IN STD LOGIC := '1';
```




```
: OUT STD_LOGIC_VECTOR (10 DOWNTO 0)
        );
         END component;
59
        component demux
        port (
           input: in std logic vector(10 downto 0);
           onda ctrl: in std logic vector(1 downto 0);
            seno_out, sierra_out, triangulo_out: buffer std_logic_vector(10 downto 0)
         end component;
         component pwm
68
        port (
           rst, clk : in std logic;
           duty : in std logic vector(10 downto 0);
70
           tope: out std logic;
           pwm out: out std logic
73
         end component;
75
76
         -- en este caso, decidi encapsular el contador en un component llamado "contador labsem9"
        component contador Phase is
        port (
           rst, clk, en : in std logic;
                       : in std logic vector(10 downto 0);
            tuning
            cont out
                       : out std logic vector (10 downto 0)
```



```
end component;
 84
          -- en este caso, decidi encapsular el contador en un component llamado "contador Phase"
          ul: contador Phase
         port map(rst => rst, clk => clk, en => NOT tope, tuning => "0000000000", cont out => wl);
          u3: sine wave
         port map(clock => clk, address => wl, q => w7);
         u4: sierra wave
          port map(clock => clk, address => wl, q => w8);
          u5: triangulo wave
         port map(clock => clk, address => wl, q => w9);
 98
99
          u6: mux
         port map(seno_in => w7 , sierra_in => w8, triangulo_in => w9, onda_ctrl => onda_ctrl,
100
101
          output => w3);
102
103
104
          port map(rst => rst, clk => clk, duty => w3, pwm out => salida, tope => tope );
105
          prueba salida <= w3;
      end fn;
```




• DIAGRAMA RTL DEL CONTADOR\_PHASE






• DIAGRAMA RTL DE LA SEÑAL DE DIENTE DE SIERRA






• DIAGRAMA RTL DE LA SEÑAL SENOIDAL






• DIAGRAMA RTL DE LA SEÑAL TRIANGULAR






• DIAGRAMA RTL DEL MULTIPLEXOR






• DIAGRAMA RTL DEL PWM






• CÁLCULOS TEÓRICOS






• CÁLCULOS TEÓRICOS






CÁLCULOS TEÓRICOS





#### FUNCIONAMIENTO DEL SISTEMA





#### FUNCIONAMIENTO DEL SISTEMA









#### CONCLUSIONES



#### **BIBLIOGRAFÍA**

- "¿Qué es un capacitor o condensador eléctrico?," Quartux, [En línea]. Disponible en: https://quartux.com/blog/que-es-un-capacitor-o-condensador-electrico/.[Accedido: 24-Nov-2024].
- "¿Qué es un pulsador eléctrico?," Promelsa, [En línea]. Disponible en: https://www.promelsa.com.pe/blog/post/que-es-pulsador-electrico.html. [Accedido: 24-Nov-2024].
- "¿Qué es la resistencia?," Fluke Corporation, [En línea]. Disponible en: https://www.fluke.com/es-pe/informacion/blog/electrica/que-es-la-resistencia.[Accedido: 24-Nov-2024].