

Use Gate-level modeling and

1. Write the code of Half Adder in Verilog
2. Write the testbench of Half Adder
3. Run the code on FPGA board

Use Data-Flow modeling and

1. Write the code of Full Adder in Verilog
2. Write the testbench of Full Adder
3. Run the code on FPGA board