Use Gate-level modeling and

- Write the code of Half Adder in Verilog
- Write the testbench of Half Adder
- Run the code on FPGA board

Use Data-Flow modeling and

- Write the code of Full Adder in Verilog
- Write the testbench of Full Adder
- Run the code on FPGA board