
		1 House
1		
parameter	micro processor.	Microcontroller
1. Application	Used where interior prouning is required it is used in PC, leptops, mobiles, video games etc.	It is used when task is fixed as predefined. It is used in washing machine, alalm etc.
	of has only the CPU in this other devices like IIO port memory times is connected esternally structure of up is flexible, Users an decide the annot	CPU, momony, CIO port of all other devices are connected on single chip which is fixed. Once is is defined the user
: clock speed	port is other peripheral series clock speed is high st is terms of GHz. Ranges from 1 GHz to 4GHz	Can't change the
4 RAM	RAM is Frange of 512mB to 324B	is in romy of 2 KB to 256 KB
FROM	Mard disk (ROM) for MP is ronge of 128GB to 2TB	Hard disk or flash mem. (Rom) is in range of 32 KB+02mB
o Peripheral interjaca	ethernet upper speed	Tal, SPI, UART
7. Programming	the program of upcan be changed for differen applications. Programmi is difficult conspared	I Program can is dixed once its designed
8. Bit rize	waitable in 32 bit 4 64 bi	available in 8-bit,
9. cost	seigher compared to us	
10 Power communph		Law
11. Size	grerall size	Overall six is mall
(Mahamanin)	up is heart of computer	n UC & heart of content

Scanned with CamScanner



Scanned with CamScanner

Winobucenon	word length	momony addr capacity	No of	Clock	Pemark
8085	8 bit	64KB	na		
8086	16 bit		40	3-6MH.	Popular 8 situp
	1 70%	TWB	40	5-8MH2	Witelesund
Pentinum	32 bit	petade	Rin Guild Amount (Ph.A.)	60 - 200 MH2	Londown 2 ALLUS, 2: Caches FRU (Plooding Pt Unit), 3:3 million Hames tori, 3:3V, 25 million transchors
Atom	equit	MGB	423 PG A	800 mHz	
Gove 2000	Gu bit	468	423 PhA	F9GW	A CONTRACTOR OF THE PARTY OF TH

3. (a) STM32F103C8T6

DIONE DERORS density performance line Jamily of UC that Jeature a high performance ARM Costex-M3 32 bit RISC we operating at 72 MHz frequency and process an extensive range of enhanced ITOs as peripherals connected to 2 APB buses.

· All members of STM 32 F103+ family, including the CT86 Offer two 12 bit ADCs, three generalpurpox 16-bit timers plus one paron Porm timer as well as std & advanced comms. interfaces Upto 2 IZCIG SPIS, 3 UARTS, a USB & a CAN.

(b) ATmiga 328


1 KB EEROM, 2 KBS RAM


· 23 general purpose I/O lines, 32 general purpose working registers

- . 3 plesible timer / country s with compare mode · internal and external interrupt , serial programmable USART, a light oriented 2 wire sevial interface, SPI sevial post, G channel 10 bit ND conterer (8 channels in TOFF & QFN/MLF & packages)
- (C) PIC 16 F877A Total no of pins-40 Total no of ports - 5 (port A ports, ports, ports, ports) Operating voltage - 2 to 5.5V No of 210 pm -> 33 No of ADC pins - 14 ADX resolution - 10 bit no ej comparators - 2 no of timer -3 comm protocol. UART, SPI, IZC extural oscillator - upto 20m42 Program memony - 14 KB RAM - 368 bytes EEPROM - 216 bytes man pwm resolution-10 support both hardware pin 4 interrupt

" Allemot reorges mit is widness Its. 4. It menoprocessor was Intel 4004 Features . man clock speed of 740Hz

- · upto 92600 instruction persecond
 - · separate program a data Horage " 12 bit adds
 - 8 bit instructions
 - · ubit words





- . ARM procured has the a 32 bit address bus. Hence It can accen a total of 2" 4GB memony address space Its band on von Neumann model, this space contains both programs and data.
- elected. This address is put on the address bus intraction to be jetched from memory through the 32 bit data bus. It is periodically more mented after army impraction is jetched.
 - but is used to both instructions as well as data Both, intructions and data are 32 bis in size.
 - gots to instruction decoder. The instruction decoder decoder the instruction and generales control signals for its instruction executions. ARM uses a hardwised control unit for decoding instructions.
 - to register the (Ro-Ris). All register are 32 bit each 14 data is jetched; lener in next them it is significant extended into 32 bits before being placed into register below.
 - ARM'S processor has 32 bit ALU It can perform 32 bit Akishmetic and logic operations. The operand for ALU can a obtained from registers (Ro-Pts) only and status plags are applied correspon singly.
 - " Att Aam I processor has barrel shifter This is used to pre-shift operands before given to ALV
- Register file has 16 registers named Ro to Ris Allar 32 bit registers and can be used as GPRs. Amogust them are some special registers like PC (PIS), 2 R (RIY) & 58 (RI3) Some of their registers are banked that means their we changes as the operating made changes




Fig: Block diagram og a Basic Microconful

Minoprocensor is a controlling unit of a mino-cong fabricaled on a small chip coapable of performing with ALU operations and communicating with the other devices connected to it.

Minopround connist of ALU, register array & a combal unit. ALU phytoms anithmetic and lagical aperations on the data received from the memory or an & input device Register away commit y registers indentified by letters like B, C, D, E, H, L accumulator the combal unit controls the flow of data and imbudious within the computer.

The execute follows a sequence - jetch decode and

Initially the instructions are stored in many or in sequential order. The microprocessor jetches that instructions from mannony, then decodes it and exceeded these instructions till STOP instruction is reached Laker, it works the result in binary to output post Between their processes, the register store the temporarily data and ALU performs the computage bunctions.

a.		Comme to the land
9. Parameter	8085 microprocent	8086 minoprocemor
1. Data bus size.	8 bit	16 bit
2. Addrew Bus Ji 21	16 bit	20 - bit
3. anche speed	3m42	Vouces on range 5.8 -
4. Duty asch	501	33/
5. Flage	It has 5 flags (sign, zero, auxiliary carry, parity, carry)	It has I flags (meglay) direction, intermupts
6 - Pipelining Support	does not support	support
7. memory segmentation supports	door not support	support
8 No est Frammiters	nearly 6500	nearly 20000
9. Procursor type	Hot present Accumula	Besent General purpose register based
minimum and meximum code	Not present	Present
11. No. of	in und processor	more than one process es used Additional grain centernal) can also be employed.
12 memory size	64KB	1mB
13. Instruction	No multiplication	multiplication and division operations are present
14. Instruction	does not support	support
	noting, and ask and express help	
The Sai	en state about the second	MAN BERMAN




Fig microcontroller

A micro controller needs program memory to store pregram / intruction to perform defined tasks The minory a sermed as ROM. Furthermore MC also requires data memory to store the operands (Laba a a temporary basis. The memory is known as RAM. The 8051 al a built with 4KB on chip Rom q 128 bytes RAM

WELLS THE SWITTER

Address Bus:

Bur of it can be defined as grp of which can a as a medium for the transfer of data. There are two bures prime in 8051 MC.

· Data bus , used to transfer the data Jom one component of un to the other

· Address bus + eixed to address miniony location, is a 16 bit wide. Furthermore, the address bus can also be used to transfer data from the CPU to memony. Address bus is unidirectional

Interrupts The s Temporarily suspend the ongoing pray · Pars the control to a subvactine excecute subvoutine . Resume the ongoing / main programs I/O ports 8051 needs to be connected to peripheral devices in order to control their operations. The \$10 posts are responsible for connection of ME to its peripheral devices. There are 4 8 lit I/O ports present in the MC. Other Jeatures · 2 16 bit times by counters a data pointer and a program countered 16 bit each · 128 wer defined flags 31 general purpose regester which are 8-bit each 13 Addring made. Region to the way in which the operand of an instruction is specified. Addring mode yearing a rule for interpreting or modifying the address field of imbuction before the operand is achially executed There are 6 hyper of addressing modes Immediate addressing mode Data is provided in instruction itself Data provided immediately appropriate. Eg: MOVA, HOAFH MOV 183, # 45H; MON DPTR, #FENDY, 2. Register addressing mode The source or destination data should be present in a register (RotoRa) 8: MOV A, RS mov, R2, #45H, MOV RO A

3. Direct addrining mode Source or distinction address is specified by using data in instruction. Only the internal data in can be used in this mode eg. - mova, RO; mov Rz, ust; mov Ro, OTH. 4. Register indirect addressing mode source or destination address is given to reaging, Try using register indirect addressing made the internal or external addresses can be actived G: MOVOSESH, @RO, MOV ORI, 804 5. Indexed addring mode source memory can only be accessed from porogram memony only. Destination operand is always regist G- MOVC A, @ A-IDPTR, mphed addring made In this mode these will be a single operand They hypung instruction can work on specific registers only. Then types of instructions are also known as register specific instruction Ey: RLA, SWAPA, A TOTAL TO THE WATER OF THE STREET OF THE PARTY OF THE

- 12. In PISC, the instruction set size is small while in
 - Risc was fixed format (32 bits) and mostly rigister baxed instructions whereas CISC was variable format ranges from 16-64 bits per instructions
 - · RISC was a single clock and limited addressing mode (ie 38). On the other hand cisc was much work 12 to 24 addressing mode
 - The no of general purpose registers that RISC unto range from 32-192. On contrary, CISC architecture uses 8-24 GPRs.
 - Register to register memony mechanism is use in RISC with independent LOAD a STORE instruction. In contrast CISC uses memory to memory mechanism for performing operations, furthermore incorporated LOAD a STORE instructions.

drigh As againt, CISC um unified cache jor data and instructions, although latest designals use split caches

- most of the CPU control in RISC is hardwised without having a control memory Convertely, CISC is nicrocode and uses control memory (ROM), but modern CISC also was hardwised anthol
- 13. Code density is the amount of space that an excercibable program takes up in memory Code density is important in Leviles that contain a limited amount of memory. The ARM instruction set is designed so that a program can achieve maximum performance with minimum no ej excercible in single yells. The simpler thumb instruction set offers much!


wide density reducing code sice and memory requirement code can switch blo ARM a thumb instruction sets on any procedure call. 14. End cannon refers to order of stored and reading if the least significant byte of a word that we want in memory will go to comet or the lighest address of amoned memory space. Little Endian Last bit will be stored memory OAOBOCOD OD Little endian Big endian multilyte Lata is stored first First Lyte of 32-bit integer memory OAOBOCOD att OB Big-endian

15. Parameter	Assembly level language	High Cerel langue			
1. Abstraction	Wegligible abstraction with computer language	Strong abortraction with computer of language			
2. Ux of	It soo not make me				
2. Use of interpreters	It has not make use of compiler a interpreter	It was compiler as well as intergr.			
STATE OF THE STATE OF	To be the second	to convert unity			
3. Flexibility	Difficult to use as	into machine code			
	it requires elaborate	Readable and machine griendly			
	+Conneal detail -1	language griendly			
	each step	be early interpret.			
4 freculion	Faster excess to	and incimed			
	Faster excecution of	Slower execution			
5. Modification	programs	of programs			
	modification of program is disticult	tary modification			
	program is difficult	of Tongramus.			
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	written in high			
6. Hardware	14 is a soul = 0	time tanguage			
	DI COOKY AIVALLA	It has no			
	to hardware and hence used to write	correspondence with			
PORTS LANDING TOP	The same of the same	nardware and			
A THE LOW	hardware programs	and only to write			
7 Example	Aron	Software application			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ARM, MIPS, Z80	programs			
		S, Fostom, Lisp,			
man livel lan	acco.	Prolog			
lugh livel language is preformed over Assembly level language programmer some set need to know details about hardware programmer some					
hat need to the	high level language	may und			
net need to know Letails about hardware like registers in processor as compared to hardware like					
programmer, code of animally language is the					
programmer, code of animally language is difficult to					
and the tight level language programs vun independlig					
on a wind come language programs your indeed the					
of burnes pho	Ç.	napendery			
WINDS TO WIND		March of the			

ARM I supports Van Neumann auchi tecture . It has 3-stage pipelining. share) or 16 bit long (in Thumb state) APM Data hypes. · ARM FIDMI supports byte (8 bit), hargword (16 bit) and word (32 bit) Letatypes. Words can must be aligned to 4- byte boundaries and half words to a- light boundaries · ARM FIDMI has total of 37 registers -31 openeral purpose 32-bit registers and 6 status registers but these can't be seen all at once. . Processor state & operating mode dictate which register are available to programmer · Rigister 13 is Hack pointer, Register 15 holds PC. Riu is used as subvoutine limbe register and receiver a copy of RIS when a branch of link instriction is excelled. It maybe treated as GPR at all other hour. · ARM & TDMI contains a CPSR & 5 8 PSR der use 9 There registers hold into about most recently exception handlers performed ALU operation control the enabling and disabling of intemerpts and set the processor spirating mode. 295 30 700 Operating modes: I modes of operation · User - normal ARM prog execution state o FIQ - designed to support a data transfer or channel process · ERQ - used for General purpose interrupt handling · Supervisor - proxited made for operating mode · About - entered after a data or instruction prejetch about system - a privileged user mode for OS Scanned with CamScanner

. Highest priority Highest priority about 3. FIQ 4. IRQ 5. Propi Coulst Priority 6. Undefined instr, software interrupt RO R2 R3 24 R5 R6 ×1 Interrupt Ra R8-80 Ra R9-100 Rio Rio-big RII R11-62 R12 R12-62 Supervisory About R13 R13. 22 RI3_SUC R13-06 LR R13-und Riy-diez RI4_SUL By-all Ry-ira PC Ry und RIS (RE) CPSR CPSR CRSP SPGR SPSP und

Architectust V6 VUT Archikohne VSTE a hayword u nigned · SIMD Inst · Improved Arm/thinks a byte support · Inter networking · multiprocessory · righten mode · Vo memory arch °CL2 Thumb instruct structured architecture · Unaligned DSP multiply -ACC data support insta Entermous Thumb-2(VGTZ) Trux zone (V62) Ar chikure Vz Multicose (V6K) V7-A (applications) Thumbonly (V6-M · Advanua ARMII 36 ; (F)-1 · OS support V7-R (real-time) - hardware divide V7-M (micro conhalles o handware divide · Thumb 2 only Thumb 2 NEON Tout some Virhalization



Mardware extensions are standard components placed next to them It improves performance manage provide periodicity in handling Particular applications.

Cache and TCM:


memony management (MPU l mmu) prevents apps from in accent to hardware co-processor interface.

ARM core extensions with co-processor interface.

ARM core extensions with co-processor Extends the processor can be attacked to ARM processor. Extends the processor that of a core by extending the instruction set or by providing configuration features.

More than one co-processor can add to ARM coxe via more than one co-processor can add to ARM coxe via co-processor interface. Co-processors can access through opens of Jedicated ARM instruments that provide Load-store type interface.

25. Loprocursor 15, the Appen processor was coprocessor in registers to control the cache, TCMs 2 my management



20. Heirarchy of memory in computer


Pegister:
Usually, the register is a static RAM (SRAM),
processor of computer which is used for helding to
data word which is typically 64 or 128 bits
The PC register is most important as well as
found in all processors. Most of the processor
we a datus word register as well as an accumulate
A status word register is used for Lewson making
I the accumulator is used for Lewson making
I the accumulator is used to store data like
mathematical operation.

of holds chunk of data which are frequently used from main memory.

Main memony is memory unit in CPU that communicates directly, it is the main storage unit of computer. Its made of ROM and RAM

o Magnetic disk They are circular plates fabricated of plastic afterwise metal by magnetized material = jain of the disk are willised as well as disk many disks maybe tracked on one spindle by read or write heads obtained on every plane

Magnetic tape This tape is normal magnetic recording which is designed with elender magnetizable whening on an entended plantic film of the thin strip This is mainly used to back up huge deter



21. 1. Lexical Analyzer

2. Syntax Analysis


allower alder their location


3. Semantic Analyser

SS TOPTIS OF US 4. Immediate code generator

Lexical analyzer divides program into tobens syntax analyzer recognises sentences in program using kyntons of language a semantic analyser recognises centures of each construct. 5. code optimizer 6. code generator

Vicinity William St. 7





A signed binary value contained in high wood or double word using two complement represent byte, word or souble word in or BCD Unpacked BCD - representation of BCD Packed BCD - packed byte representation of 2BCD digits, value in range 0 to 99. Near pointer = 16 bit, 32, 64 bit essection addresses that represents the offset werthin a far pointer - legical address councisting of 16 bit sigment selector and an offset of 16,32, somene. cy bit. A contiguous sequence of bits in which the position of each is considered can independent Bit held anit. . Bit string - a contiguous sequence of bits containing from 0 to 232-1 bits hyper, words or doublewood containing from 0 to 22-1 buylls ploating pt - reports a set of types that are used by floating pt - pt unit q operated on by Heating pt unto Charles to the state of the sta many consider the property of the burns The start to yet the pole ministe from