C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC40H373 OCTAL D-TYPE LATCH (3-STATE OUTPUT)


The TC40H373 is an octal D-type latch having 3-stage output control terminal.

When OUTPUT-CONTROL input is at "L" level, if ENABLE is set to "H" level, data is outputted as it is, and if ENABLE input to "L" level, data immediately before ENABLE input goes from "H" level to "L" level is held.

Further, when OUTPUT-CONTROL input is set to "H" level, high impedance is given to output regardless of the other inputs.

Eight circuits are common to OUTPUT-CONTROL input and ENABLE input.

The function and pin assignment of this latch are the same as those of the 74LS373.




MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS-0.5} ∿ V _{SS+10}	v
Input Voltage	VIN	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage	VOUT	V _{SS} -0.5 ~ V _{DD+0.5}	v
Input Current	IIN	±10	mA
Power Dissipation	PD	300(DIP)/180(MFP)	mW
Storage Temperature	Tstg	-65 ∿ 150	°c
Lead Temp./Time	Tsol	260°C • 10 sec	:

TRUTH TABLE


	OUTPUT		
OUTPUT CONTROL	ENABLE G	DATA	Q
L	н	Н	Н
L	н	L	L
L	L	*	Qo
Н	*	*	High Impedance

PIN CONNECTION



BLOCK DIAGRAM

※= Don't care



TOSHIBA

190

RECOMMENDED OPERATING CONDITIONS (VSS=0.0V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	v_{DD}		2.0	-	8.0	v
Input Voltage	VIN	<u> </u>	0	-	V _{DD}	v
Operating Temperature	Topr	_	-40		85	°c

ELECTRICAL CHARACTERISTIC (VSS=0.0V)


CHARACTERISTIC		SYMBOL TE	TEST CONDITION	V _{DD} (V)	40°C		25°C			85°C			
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT	
High Level Output Voltage		v _{OH}	IOUT < 1µA VIN=VSS, VDD	5	4.95	-	4.95	5.0	-	4.95	-		
Low Level Output Voltage		V _{OL}	IOUT < 1 µA VIN=VDD, VSS	5	-	0.05	-	0.0	0.05	-	0.05	v	
High Level Output Current		ІОН	V _{OH=4.6V} V _{IN} =V _{SS} ,V _{DD}	5	-0.95	-	-0.88	-	-	-0.8	-		
Low Level Output Current		IoL	V _{OL=0.4V} V _{IN} =V _{DD} ,V _{SS}	5	4.7	-	4.4	-	-	4.0	-	mA	
Input	"H" Level	VIH	IOUT <1µA VOUT=0.5V	5	4.0	-	4.0	-		-			
Voltage	"L" Level	VIL	VOUT=4.5V	5	-	1.0	-	-	1.0	-	1.0	V	
Input	'H" Level	IIH	V _{IH} =8.0V	8	-	0.3	-	10-5	0.3	_	1.0		
	'L" Level	IIL	VIL=0.0V	8	-	-0.3	-	-10-5	-0.3	-	-1.0	μA	
Output Disable	"H" Level	IDH	V _{DH=8.0V}	8	-	0.5	-	10-4	0.5	-	5		
Current	'L'' Level		V _{DL=0.0V}	8	-	-0.5	-	-10-4	-0.5	-	-5	μΑ	
Quiescen Current	t Supply	I _{DD}	*VIN=VSS,VDD	5	-	12.5	-	10-3	12.5	-	75	μA	

* All valid input combinations.
SWITCHING CHARACTERISTIC(Ta=25°C VSS=0V Vnn=5V CI=50pF RI-1kg)


CHARACTERISTIC		SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Output Rise Time		tor			1 -	15	30	
Output Fall Time		tof		Fig.1		13	30	ns
Propagation Time	Low-High	t _{pLH}	DATA - Q	Fig.1	-	38	57	ns
	High-Low	tpHL			_	32	48	
Propagation Time	Low-High	tpLH		Fig.1	1 -	39	59	ns
	High-Low	tpHL	ENABLE - Q		-	35	53	
Output Disable Time	High Level	t _{pHZ}	OUTPUT - Q Fig.2, 3 CONTROL		-	25	40	
	Low Level	t _{pLZ}		-	27	40		
Output Enable Time	High Level	t _{pZH}		118.2, 3	-	27	40	ns
	Low Level	tpZL			-	30	45	
Minimum Enable Pulse Width		tw		Fig.1	-	9	20	ns
Minimum Set up Time		t _{set-up}	Fig.1		-	5	10	ns
Minimum Hold Time		tho1d			-	0		
Input Capacitance		CIN	-		† <u>-</u>	5		
Output Capacitance		COUT			† - T	12		pF

- TOSHIBA

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



This Material Copyrighted By Its Respective Manufacturer



TOSHIBA