# **ADU** (Analog Data Acquisition Unit)

The HD46508 is a monolithic NMOS device with a 10-bit analog-to-digital converter, a programmable voltage comparator, a 16-channel analog multiplexer and HMCS6800 microprocessor family compatible interface.

Each of 16 analog inputs is either converted to a digital data by the analog-to-digital converter or compared with the specified value by the programmable comparator. The analog-to-digital converter uses successive approximation method as the conversion technique. It's intrinsic resolution is 10 bits but it can be 8 bits if the programmer so desires. The programmable voltage comparator compares the input voltage with the value specified by the programmer. The result (greater than, or smaller than) is reflected to the flag in the status register.


The device can expand its capability by controlling the external circuits such as sample holder, pre-amplifier and external multiplexer.


With these features, this device is ideally suited to applications such as process control, machine control and vehicle control.

#### FEATURES


- 16-channel Analog multiplexer
- Programmable A/D Converter resolution (10-bit or 8-bit)
- Programmable Voltage comparison (PC)
- Conversion Time 100μs (A/D), 13μs(PC)
- External Sample and Hold Circuit Control
- Auto Range-switching Control of External Amplifier
- Waiting Function for the Settling Time of External Amplifier
- Interrupt Control (Only for A/D conversion)
- Single +5V Power Supply
- Compatible with HMCS6800 Bus (The connection with other Asynchronous Buses possible)

#### BLOCK DIAGRAM






#### ■ PIN ARRANGEMENT



(Top View)

#### ■ ORDERING INFORMATION

ADU	Bus Timing	Non Linearity*
HD46508A	1 MHz	
HD46508A-1	1.5 HMz	±1 LSB
HD46508A-2	2 MHZ	
HD46508	1 MHz	
HD46508-1	1.5 MHz	±3 LSB
HD46508-2	2 MHz	1



### - ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>cc</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>in</sub> *	-0.3 ~ +7.0	V
Analog Input Voltage	V <sub>Ain</sub> *	-0.3 ~ +7.0	V
Operating Temperature	Topr	- 20 ~ + 75	°c
Storage Temperature	T <sub>stq</sub>	- 55 ~ +150	°c

With sespect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

#### ■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit		
Supply Voltage	V <sub>cc</sub> *	4.75	5.0	5.25	٧		
Input "High" Voltage	V <sub>IH</sub> *	2.0		V <sub>CC</sub>	V		
Input "Low" Voltage	٧,,*	-0.3	-	0.8	V		
Analog Input Voltage	V <sub>Ain</sub> *	0	_	V <sub>REF(+)</sub>	٧		
	V <sub>REF(+)</sub> *		Vcc	V <sub>CC</sub> +0.25			
Reference Voltage	V <sub>REF(-)</sub> *	-0.1	0	_	V		
Voltage Center of Ladder	V <sub>REF(+)</sub> + V <sub>REF(-)</sub> *	_	V <sub>cc</sub>	V <sub>CC</sub> +0.25	٧		
Operating Temperature	Topr	- 20	25	75	°C		

<sup>\*</sup>With respect to V<sub>SS</sub> (SYSTEM GND)

#### ELECTRICAL CHARACTERISTICS

### • DC CHARACTERISTICS <1> $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C$ , unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage		V <sub>IH</sub>		2.0	-	V <sub>cc</sub>	V
Input "Low" Voltage		VIL		-0.3	_	0.8	V
	$D_0 \sim D_7$		I <sub>OH</sub> = -205μA	2.4	_	1	
Output "High" Voltage		VoH	I <sub>OH</sub> = -200μA	2.4	_	-	V
-	GAINSEL		I <sub>OH</sub> = -10μA	V <sub>CC</sub> -1.0	_		
	D.~D., GAINSEL		I <sub>OL</sub> = 1.6 mA	-		0.4	v
Output "Low" Voltage	ĪRQ	VoL	I <sub>QL</sub> = 3.2 mA	-		0.4	<u> </u>
Input Leakage Current	E, CLK, R/W RES, RS <sub>0</sub> , RS <sub>1</sub> CS <sub>0</sub> , CS <sub>1</sub>	l <sub>in</sub>	V <sub>in</sub> = 0 ~ 5.25V	-2.5	_	2.5	μА
Three-State (off state) Input Current	D <sub>0</sub> ~ D <sub>7</sub>	I <sub>TSI</sub>	V <sub>in</sub> = 0.4 ~ 2.4V	-10	_	10	μΑ
Output Leakage Current	IRQ	I <sub>LOH</sub>	V <sub>OH</sub> = 2.4V	_		10	μΑ
Power Dissipation		P <sub>D</sub>		_	-	500	mΨ
	D <sub>0</sub> ~ D <sub>7</sub>			-	_	12.5	ρF
Input Capacitance	E, CLK, R/W RES, RS <sub>0</sub> , RS <sub>1</sub> CS <sub>0</sub> , CS <sub>1</sub>	C <sub>in</sub>	V <sub>in</sub> = 0V, Ta = 25°C f = 1 MHz	_	_	10.0	pF
Output Capacitance	IRQ, GAINSEL	Cout	V <sub>In</sub> = 0V, Ta = 25°C f = 1 MHz	_		10.0	pF

### • DC CHARACTERISTICS <2> $(V_{CC} = 5V \pm 5\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C$ , unless otherwise noted.)

Item	Test Condition	min	typ	max	Unit
Analog Multiplexer ON Resistance	V <sub>Ain</sub> = 5.0V, V <sub>CC</sub> = 4.75V, Ta = 25°C	_	-	1	kΩ
DFF Channel Leakage Current	$V_{Ain} = 5.0V$ $V_{CC} = 4.75V, Ta = 25^{\circ}C$ COMMON = 0V	-	10	100	nA
	$V_{Ain} = 0V$ , $T_a = 25^{\circ}C$ $V_{CC} = 4.75V$ , COMMON = 5V	-100	-10	_	nA
Analog Multiplexer Input Capacitance		<del>-</del>	-	7.5	pF
Ladder Resistance (from REF(+) to REF(-))	V <sub>REF (+)</sub> = 5.0V V <sub>REF (-)</sub> = 0V, Ta = 25°C	10	-	40	kΩ

### • CONVERTER SECTION (Ta = 25°C, $V_{CC} = V_{REF(+)} = 5.0V$ , $t_{cycC} = 1\mu s$ , unless otherwise noted.)

#### 1. 10-BIT A/D CONVERSION

ltem	HD	46508A, HD465	508A-1	ŀ	1D46508, HD4	6508-1		
	min	typ	max	min	typ	max	Unit	
Resolution	_	10			10	_	bits	
Non-linearity Error	• -	±1/2	±1	_	±1	±3	LSB	
Zero-Error	-	±1/2	±3/4		±1/2	±1	LSB	
Full-Scall Error	-	±1/4	±1/2	_	±1/2	±1	LSB	
Quantization Error	_		±1/2	<del> </del>		±1/2	LSB	
Absolute Accuracy	* _	.±1	±3/2	T -	±2	±4	LSB	

#### 2. 8-BIT A/D CONVERSION

ltem		HD4	6508A, HD469	508A-1	Н	D46508, HD46	508-1		
Ttem		min	typ	max	min	typ	max	Unit	
Resolution		_	8	_	_	8	_	bits	
Non-linearity Error	*	-	±1/8	±1/4	_	±1/4	±3/4	LSB	
Zero-Error		_	±1/4	±3/8	_	±3/8	±1/2	LSB	
Full-Scall Error		-	±1/4	±3/8		±3/8	±1/2	LSB	
Quantization Error		_	_	±1/2		<del> </del>	±1/2	LSB	
Absolute Accuracy	*	_	±5/8	±3/4	t	±3/4	±5/4	LSB	

#### 3. PROGRAMMABLE VOLTAGE COMPARISON (PC)

ltem	HD46	3508A, HD465	08A-1	н	046508, HD46!	508-1	Unit
T(CII)	min	typ	max	min	typ	max	
Resolution	_	8	_		8	_	bits
Non-linearity Error *	_	±1/8	±1/4	_	±1/4	±3/4	LSB
Zero-Error	_	±1/4	±3/8	_	±3/8	±1/2	LSB
Full-Scall Error	-	±1/4	±3/8	_	±3/8	±1/2	LSB
Absolute Accuracy *	_	±3/8	±5/8	_	±1/2	±1	LSB

<sup>\*</sup>Temperature Coefficient; 25 ppm of FSR/°C (max)

### • AC CHARACTERISTICS ( $V_{CC}$ = 5.0V ± 5%, $V_{SS}$ = 0V, Ta = -20 $\sim$ +75°C, unless otherwise noted.)

#### 1. CLOCK WAVEFORM

Item		Test Conditions	CD* = 0				Unit		
	Symbol		min	typ	max	min	typ	max	- O/III
CLK Cycle Time	t <sub>cycC</sub>		1.0	_	10	0.5	-	5	μs
LK "High" Pulse Width	PW <sub>CH</sub>		0.45	_	4.5	0.22		2.2	μs
CLK "Low" Pulse Width	PW <sub>CL</sub>	Fig. 2	0.40	_	4.0	0.21		2.1	μs
Rise and Fall Time of CLK	t <sub>Cr</sub> , t <sub>Cf</sub>		_	_	25		_	25	ns

<sup>•</sup> CD : CLK Divider bit




Figure 2 CLK Waveform

#### 2. IRQ, GAINSEL OUTPUT

Item	Symbol	Test condition	min	typ	max	Unit
IRO Release Time	t <sub>IB</sub>	Fig. 3	_	-	750	ns
The Helease Time		Fig. 4	_		750	ns
GAINSEL Delay Time	TGSD1		_		750	ns
	tGSD2		<u></u>			

t<sub>GSD1</sub>: TTL Load t<sub>GSD2</sub>: CMOS Load





Figure 3 IRQ Release Time

#### (1) Sample & Hold



#### (2) x2, x4 Auto Range-Switching, Programmable Gain





Figure 4 GAINSEL Delay Time

# 3. BUS TIMING CHARACTERISTICS READ OPERATION SEQUENCE

Item	Symbol	Test Condition		D4650 D4650	-	HD4	Unit		
			min	typ	max	min	typ	max	1
Enable Cycle Time	t <sub>cycE</sub>		1.0	_	_	0.666	-	_	μs
Enable "High" Pulse Width	PWEH		0.45	_	_	0.28	_	_	μs
Enable "Low" Pulse Width	PWEL		0.40	_	_	0.28	_		μς
Rise and Fall Time of Enable	t <sub>Er,tEf</sub>		_	_	25	_	_	25	ns
Address Set Up Time	tas	Fig. 5	140	_		140	_	_	ns
Data Delay Time	toda	1	_	_	320	_	_	220	ns
Data Access Time	tacc	]	_	_	460	_ 1		360	ns
Data Hold Time	tн		10	_	_	10		_	ns
Address Hold Time	tдн		10	_	_	10	_	_	ns

### WRITE OPERATION SEQUENCE

******************									
İtem	Symbol	Test Condition	1	D4650	_	HD4	Unit		
<b>7.55</b>	9,		min	typ	max	min	typ	max	<u>L</u>
Enable Cycle Time	t <sub>cycE</sub>		1.0	-	_	0.666	-		μs
Enable "High" Pulse Width	PWEH	1	0.45	_	_	0.280			μs
Enable "Low" Pulse Width	PWEL		0.40	_	-	0.280	_		μs
Rise and Fall Time of Enable	t <sub>Er</sub> ,t <sub>Ef</sub>	Fig. 6	_	_	25			25	ns
Address Set Up Time	tas	1	140	-	-	140			ns
Data Set Up Time	t <sub>DSW</sub>	1	195	_	<u> </u>	80	<u></u>	_	ns
Data Hold Time	t <sub>H</sub>		10	_	_	10			ns
Address Hold Time	t <sub>AH</sub>		10		_	10			ns






Figure 6 Write Timing




Figure 7 Test Load

#### SIGNAL DESCRIPTION

#### Processor Interface

#### Data Bus (D<sub>0</sub>~D<sub>7</sub>)

The Bi-directional data lines  $(D_0 \sim D_7)$  allow data transfer between the ADU and MPU. Data bus output drivers are three state buffers that remain in the high-impedance state except when MPU performs a ADU read operation.

#### Enable (E)

The Enable signal (E) is used as strobe signal in MPU R/W operation with the ADU internal registers. This signal is normally derived from the HMCS6800 system clock  $(\phi_2)$ .

#### Chip Select (CS<sub>0</sub>, CS<sub>1</sub>)

The Chip Select lines  $(CS_0, \overline{CS}_1)$  are used to address the ADU. The ADU is selected when  $CS_0$  is at "High" and  $\overline{CS}_1$  is at "Low" level.

#### Read/Write (R/W)

The  $R/\overline{W}$  line controls the direction of data transfer between the ADU and MPU. When  $R/\overline{W}$  is at "High" level, data of ADU is transferred to MPU. When  $R/\overline{W}$  is at "Low" level, data of MPU is transferred to ADU.

#### Register Select (RS<sub>0</sub>, RS<sub>1</sub>)

The Register Select line (RS<sub>0</sub>, RS<sub>1</sub>) are used to select one of the 4 ADU internal registers. Table 1 shows the relation between (RS<sub>0</sub>, RS<sub>1</sub>) address and the selected register. The lowest 2 address lines of MPU are usually used for these signals.

#### Reset (RES)

This input is used to reset the ADU. An input "Low" level on RES line forces the ADU into following status.

- 1) All the shift-registers in ADU are cleared and the conversion operation is stopped.
- The GAINSEL output goes down to "Low" level. The IRQ output is made "Off" state and the D<sub>0</sub>~D<sub>7</sub> are made high impedance state.

### Interrupt Request (IRQ) (Open Drain Output)

This output line is used to inform the A/D conversion end signal to the MPU. This signal becomes active "Low" level when IE bit in the control register 1 is "1" and IRQ bit in the control register 2 goes "1" at the end of conversion. And this signal returns to "High" right after The MPU reads the A/D Data Register (R3). Programmable voltage comparison

does not affect this signal.

#### Analog Data Interface

#### Analog Input (Alo~Al15)

The Input Analog Data to be measured is applied to these Analog Input  $(AI_0 \sim AI_{15})$ . These are multiplexed by internal 16 channel multiplexer and output to COMMOM pin. A particular input channel is selected when the multiplexer channel address is programmed into the control Register 1 (R1).

#### **Multiplexer Common Output (COMMON)**

This signal is the output of the 16 channel analog multiplexer, and may be connected to the input of pre-amplifier or sample/hold circuit according to user's purposes. When no external circuit needed, this output should be connected to the COMPIN input.

#### Comparator Input (COMPIN)

This is a high impedance input line that is used to transmit selected analog data to comparator. The COMMON line is usually connected to this input. When external Pre-amplifier or Sample/hold circuit is used, output of these circuits may be connected to this input.

#### Reference Voltage (+) (REF (+))

This line is used to apply the standard voltage to the internal ladder resistors.

#### Reference Voltage (-) (REF (-))

This line is connected to the analog ground.

#### ADU Control

#### Conversion Clock (CLK)

The CLK is a standard clock input signals which defines internal timing for A/D conversion and PC operation.

#### Gain Select (GAINSEL) (CMOS Compatible Output)

This output is used to control the external circuit. The function of this signal is programmable and it is specified by (G1, G0) bits in Control Register 0. By using this output, user can control the auto-range-switching of external preamplifier, also control external sample & hold circuit, etc. as well.

# [NOTE] This LSI is different from other HMCS6800 family LSIs in following function

• RES doesn't affect IE bit of R0

#### . FUNCTION OF INTERNAL REGISTERS

#### Structure

Table 1 Internal Registers of the ADU

					10010 1 111001112										
							Data Bit								
CS	CSo	RS <sub>1</sub>	RSo	Reg. #	Register Name	Read	Write	7	6	5	4	3	2	_1_	0
	1	0	0	RO	Control Register 0	0	0	ΙE	CD	ST				G1	G0
	-+	0	1	R1	Control Register 1	0	0	SC	GS	PC	MI	D3	D2	D1	D0
	_	1	<u> </u>	R2	Status & A/D Data Register (H)	0	×	IRQ	BSY	PΩ		οv	DW	C9	C8
	_+	+ <u>;</u>	1	R3	A/D Data Register (L)	0	×	C7	C6	C5	C4	СЗ	C2	C1	CO
	-+	1	1	R4	PC Data Register	×	0	B7	B6	B5	B4	В3	B2	B1_	BO

(Note) O --- YES

x --- NO

#### Control Register 0 (R0) 6 5 4 3 2 1 0 ΙE CD ST G0 "O" Mode Select See Table 2 Not Used Not Used Not Used Settling Time Available Not Available **CLK Divider** CLK/2 CLK Interrupt Enable\* Enable IRQ Mask IRQ

Figure 8 Control Register 0

#### Control Register 1 (R1)





Figure 9 Control Register 1

#### Status & A/D Data Register (H)



VAin: Unknown Input Voltage

Vp : Programmed Voltage by R4

C9, C8 bits are cleared when 8 bit A/D conversion is performed.

Figure 10 Status & A/D Data Register (H)

#### A/D Data Register (L)




Figure 11 A/D Data Register (L)

RES doesn't affect IE bit.

#### **PC Data Register**

7	6	5	4	3	2	1	0
B7	B6	<b>B</b> 5	B4	В3	82	B1	B0

-8 bit Data for Programmable Voltage Comparison

(Short-cycle)

SC bit

Figure 12 PC Data Register

### Description for the Internal Registers Control Register 0 (R0)

This Register is a 5-bit read/write register that is used to specify Interrupt Enable (IE), CLK Divider (CD), Settling Time (ST) and Mode Select (G0, G1). This Register should be written before writing R1.

IE bit: (Interrupt Enable)	- }	Interrupt is requested through the IRQ output. Interrupt is masked.
CD bit: (Clock Divider)	{	CLK ÷ 2 is used as internal clock. CLK is used directly.
ST bit: (Settling Time)		First comparison is execute after 1 expanded cycle in order to compensate exter- nal amplifiers settling delay Cycle is not delayed.
G0, G1 bit; (Mode select)	These bits tion of GA is "1"	are used to specify the func- INSEL signal when GS bit

Table 2 Function of G0, G1

G1	G0	Mode Select
0	0	Sample & Hold
0	1	Auto Range-Switching x 2
1	0	Auto Range-Switching x 4
1	1	Programmable Gain Control

#### Control Register 1 (R1)

This register is an 8-bit read/write register that is used to store the command for A/D conversion mode and programmable comparison mode. This register includes MPX channel address ( $D_0 \sim D_3$ ), MPX inhibit (MI), programmable comparator select (PC), GAINSEL enable (GS) and short-cycle conversion (SC) bits. When this register (R1) is programmed, each conversion mode starts.

,	SC = "0",	Normal conversion (10 bit length)
GS bit (GAINSEL Enable)	Į .	GAINSEL signal is enabled. The function of GAINSEL is specified by
	GS = "0",	(G0, G1) bits. GAINSEL signal is disabled. ("Low" level)
PC bit (Program comparator)	PC = "1", PC = "0",	Programmable voltage comparator mode A/D conversion mode
MI bit (MPX Inhibit)	{	Internal MPX channel is inhibited in order to use external MPX channel. Internal MPX channel is used.
DO~D3 (MPX channel)		are used to select the MPX channel.

SC = "1", Short-cycle conversion

(8 bit length)

Table 3 MPX Channel Addressing

Channel #1	D3	D2	D1	D0	Analog Input
0	0	0	0	0	Alo
1	0	0	0	1	Alı
2	0	0	1	0	Al <sub>2</sub>
3	0	0	1	1	Al <sub>3</sub>
4	0	1	0	0	Al <sub>4</sub>
5	0	1	0	1	Als
6	0	1	1	0	Al <sub>6</sub>
7	0	1	1	1	Al <sub>7</sub>
8	1	0	0	0	Als
9	1	0	0	1	Alg
10	1	0	1	0	Alzo
11	1	0	1	1	Al <sub>11</sub>
12	1	1	0	0	Al <sub>12</sub>
13	1	1	0	1	Al <sub>13</sub>
14	1	1	1	0	Al <sub>14</sub>
15	1	1	1	1	Alıs

Table 4 Function Select

PC	SC	Function	GS	(G0, G1)
	0	10 bit AD CONV.	0	DISABLE
0			1	ENABLE*
	1	8 bit AD CONV.	0	DISABLE
			1	ENABLE*
1	×	PROG. COMP (8 bit)	x	DISABLE

x = Do not care

[NOTE] CD bit and ST bit are effective in every case.

#### Status & A/D Data Register (H) (R2)

This register is a 7-bit read only register that is used to store the upper 2-bit data (C8, C9), data weight (DW), data overscale (OV), programmable comparator output (PCO), busy (BSY) and interrupt request(IRQ).

: These bits store upper 2-bit data mea-(Upper bit data) sured by 10 bit length conversion.

DW bit (Data weight)

This bit indicates data weight when Auto range-switching mode is selected. This bit is set or reset when the conversion has completed. The conditions

are shown in following Table. In this mode GAINSEL output also goes "High" or "Low" on the same condi-

tion shown in Table 5.

Other status of DW bit is shown in

Table 6.

OV bit

(Over scale)

This bit is set when analog data is greater than or equal to reference Volt-

age  $(V_{REF(+)})$ .

PCO bit

(Programmable comparator Output)

This bit indicates the result of pro-

grammable voltage comparison. "1" → PCO VAin >Vp "0" → PCO  $V_{Ain} < V_{p}$ 

VAin: Analog Input

Voltage to be compared

Vp : Programmed Voltage

(R4)

BSY bit (Busy)

This bit indicates that the ADU is now

under conversion.

IRO bit (Interrupt

This bit is set when the A/D conversion has completed and cleared by reading

the R3.

Request)

#### A/D Data Register (L) (R3)

This register is an 8-bit read-only register that is used to store the lower 8 bits data of 10-bit conversion or full 8 bits data of the 8-bit conversion.

#### PC Data Register (R4)

This register is an 8-bit write-only register prepared for Programmable Voltage comparison. Stored data is converted to digital voltage, and compared with analog input to be measured. The result of comparison is set into PCO bit.

Table 5 Data Weight (DW) Set or Reset Condition

Condition Mode	Set ("1")	Reset ("0")
Auto Range-Switching (x2)	$V_{Ain} < \frac{410}{1024} \cdot V_{REF(+)}$	VAin > 410 · VREF(+)
Auto Range-Switching (x4)	$V_{Ain} < \frac{206}{1024} \cdot V_{REF(+)}$	V <sub>Ain</sub> > 206 1024 · V <sub>REF(+)</sub>

: Analog Input Voltage to be measured

V<sub>REF(+)</sub> · Voltage Applied to REF(+)





Figure 13 A/D Conversion Timing Chart (Basic Sequence)



7) Programmable Gain Control

ŧ	"(	SAINSEL	_" always	s goes "H	igh"
			-7		

	341173EL	. always	s goes n	ign					
2 <sup>9</sup> (MSB)	2 <sup>8</sup>	27	2 <sup>6</sup>	25	24	2 <sup>3</sup>	22	21	2º (LSB)
. 0									

8) Programmable Gain & Expansion

G1 = "1"



"GAINSEL	.,,	always	goes	"High"

UA INSEE.	aiway:	gues III	ıyı ı						
Expand 29 Cycle (MSB)	2 <sup>8</sup>	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2º (LSB)
9us							-		

#### 8 Bit A/D Conversion

1) Basic Sequence

	2 <sup>7</sup> (MSB)	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2° 2 <sup>-1</sup>
1	9us							<b>†</b>

Additional conversion cycle for rounding the LSB - 1 Bit.

2) Expanded Sequence




Expand Cycle	2 <sup>7</sup> (MSB)	2 <sup>6</sup>	25	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2° 2-1 (LS8)
9μs - <del>-</del>								

#### Programmable Voltage Comparison

1) Basic Sequence



( PC = "1" )





PC

- 9 μs <del>-</del>

#### HOW TO USE THE ADU

#### **Functions of GAINSEL**

The ADU is equipped with programmable GAINSEL output signal. By using GAINSEL output and external circuit, the ADU is able to implement following control.

- 1) Auto Range-Switching (Auto Gain) Control
- 2) Programmable Gain control
- 3) Sample & Hold control
- GAINSEL output is controlled by Mode Select bit (GO,
- G1) when GAINSEL enable bit (GS) is "1".

#### Table 6 GAINSEL Control

GS	G1	G0	GAINSEL	Control Mode	DW
0	×	×	"Low"	Normal Use (GAINSEL is not used)	0
1	0	0	"High"	Sample & Hold control	0
1	0	1	•	Auto Range Switching x 2 control	••
1	1	0	•	Auto Range Switching x 4 control	••
1	1	1	"High"	Programmable Gain control	1

GAINSEL goes "High" or "Low" according to the condition shown in Table 5. See, Table 5.

#### **How to Control External Circuit**

#### (1) Sample & Hold Control (G1=0, G0=0)

An example of Sample & Hold circuit is shown in Fig. 14. When ADU is set in Sample & Hold Control Mode, GAINSEL becomes "High" level on conversion and controls the data holding.

#### (2) Automatic Range Switching Control (G1=0, G0=1 or G1= 1, G0=0)

The GAINSEL signal controls the external amplifier which can change the ratio of voltage amplification. (GAIN:  $1 \rightarrow 2$  times or  $1 \rightarrow 4$  times). Fig. 15 shows Automatic Range Switching Control. In this case, when the input voltage is lower than 206/1024 VREF(+), GAINSEL becomes "High" level. This makes the GAIN of the amplifier change from 1 to 4 times, and 4 times value of the input voltage is A/D converted. Using this function even if an input signal is small, it is possible to execute A/D conversion in nearly full scale. In this mode, when GAINSEL signal becomes "High", DW bit becomes "1" to show the range switching is in a progress.

#### (3) Programmable GAIN Control (G1=1, G0=1)

The GAINSEL signal is used for controlling the external amplifier of any GAIN which is fit to the system.

In this mode, GAINSEL always becomes "High" at the beginning of A/D conversion, so the change of range is controlled by GS bit. Converted data need to be corrected in software in accordance with GAIN of the amplifier.

This mode is effective in the case of converting very small input voltage.

(Note) Refer to "ADU Function Sequence" (A/D Conversion and PC Sequence) for the timing in which GAIN-SEL signal becomes "High". GAINSEL signal becomes "Low" in accordance with "1" → "0" change of BSY bit. Refer to Fig. 13.

#### x1 Sample & Hold




Figure 14 Sample & Hold Circuit





Figure 15 Pre-amplifier Circuit (x1, x4 Auto-Range Switching)

#### Overscale Check

ADU is equipped with hardware overscale detection function. The overscale detection is performed automatically when the result of A/D conversion is  $2^{n}$ -1 (all bits = 1). When analog input  $V_{Ain}$  is higher than  $V_{REF(+)}$ , overscale bit (0V) is set to "1". The definition of the overscale is illustrated in Fig. 17. And the flow of overscale check is shown in Fig. 16.






Figure 17 Definition ADU's Overscale

#### Usage of the PC

The ADU has a programmable threshold voltage comparator (PC) function. The threshold voltage is pre-setable from OV to 5V range with 8 bit resolution. The comparator's

output is stored into PCO bit at the end of comarison.

The programmable voltage comparison time is so short that the interrupt is not requested at this mode. The end of comparison needs to be confirmed by reading the 1-0 transition of the BSY bit in R2.





Figure 18 Function Diagram of the PC



PC=0 : A/D conversion mode PE=1 : Programmable Voltage Comparison Mode

PC0 : Programmable comparator output (1 bit data)

B<sub>o</sub>~B<sub>7</sub>: V<sub>p</sub> setting byte (upper byte of 10 bit D/A. Lower byte is set to 0)

Figure 19 Registers of the PC Mode





Figure 20 PC Application Flow Chart Examples

**OHITACHI** 



How to use MI bit


MI bit (R1) functions as follows.

MI = 1: Internal MPX channel is inhibited in order to use

attached external MPX channel.

MI = 0: Internal MPX channel is enabled.

MI bit used to select either of External MPX and Internal MPX. External MPX is connected as follows.




[NOTE] When external MPX is used as the way figure 20, 1 demmy AD conversion or PC at MI=1 should be performed.

Figure 21 How to use External MPX

(d) Voltage Comparison between two channels.

Figure 20 PC Application Flow Chart Examples (continued)

#### ■ EXAMPLE OF APPLIED CIRCUIT OF THE ADU







Figure 23 Multi ADU System

#### - DEFINITIONS OF ACCURACY

Definitions of accuracy applyed to HD46508 are as follows.

- (1) Resolution . . . The number of output binary digit.
- (2) Offset Error... The difference between actual input voltage and ideal input voltage for the first transition. (when digital output code is changed from 000... 00 to 000... 01.)
- (3) Full Scale Error...The difference between actual input voltage and ideal input voltage for the final transition. (when digital output code is changed from 111...10 to
- 111 . . . 11.)
- (4) Quantizing Error ... Error equipped in A/D converter inherently. Always ±½ LSB is applied.
- (5) Non-linearity Error... The maximum deviation of the actual transfer line from an ideal straight line. This error doesn't include Quantizing Error, Offset, or Full Scale Errors.
- (6) Absolute Accuracy... The deviation of the digital output code from an analog input voltage. Absolute accuracy includes all of (2), (3), (4), (5).






Figure 24 Definition of Accuracy