

Freescale SemiconductorApplication Note

MPC5744P Software Start Up and Optimization

by: Jamaal Fraser

1 Introduction

This application note describes a recommended software start up procedure for the MPC5744P 32-bit Power Architecture® automotive microcontroller. This covers starting the Power Architecture core, memory protection unit (MPU), clock frequency (PLL), watchdog timer, flash memory controller, and internal static RAM. Recommended configuration settings for these modules will be given for the purpose of optimizing system performance.

The MPC5744P is a 32-bit Power Architecture Microcontroller that targets chassis and safety applications and other applications requiring a high Automotive Safety Integrity Level (SIL). The host processor core of the MPC5744P is a CPU from the e200 family of compatible Power Architecture cores. The z425n3 dual issue core provides very high efficiency—high performance with minimum power dissipation—and operates at a maximum frequency of 200MHz. The processor family implements lowcost versions of the PowerISA 2.06 architecture. An Embedded Floating-point (EFPU2) Auxiliary Processing Unit (APU) is provided to support real-time single-precision embedded numeric operations using the general purpose registers (GPRs). A Lightweight Signal Processing Extension (LSP) APU is provided to support real-time SIMD fixed-point embedded numerics operations using the GPRs. All arithmetic instructions that execute in the core operate on data in the GPRs. The z425n3 core implements the VLE (variable-length encoding) ISA, providing improved code density. The VLE

Contents

	Introduction	
2	Overview	2
3	Startup code	2
4	MCU optimization	15
5	Conclusion	17
A	Code	17





Overview

ISA is documented in PowerISA 2.06, a separate document. Note that the base PowerISA 2.06 fixed-length 32-bit instruction set is not directly supported.

The MPC5744P has two levels of memory hierarchy; an 8 K instruction and 4 K data cache and 384 KB of on-chip SRAM. 2.5 MB of internal flash memory is provided.




Figure 1. MPC5744P Block Diagram

2 Overview

There are several options to consider when discussing the structure of our embedded software application. The first is how it will execute. The application can be stored in internal flash memory or it can be downloaded from an external device, such as a debugger, or via a serial communications link. This affects certain steps in the initialization process and where applicable, this will be noted.

3 Startup code

The first part of the initialization procedure executes from the reset vector or program entry point and performs the minimal setup needed to prepare for C code execution later. Another goal of this stage is to optimize the startup procedure's execution time. This involves taking certain initialization steps in a particular order:



- 1. Reset configuration
- 2. Initialize the core registers
- 3. Disable the watchdog timer
- 4. Program PLL
- 5. Initialize SRAM
- 6. Configure core memory protection unit
- 7. Enable instruction and data caches
- 8. Initialize C runtime environment

3.1 Reset configuration

There are several ways to begin software execution after device reset. These are controlled by external pins and device status. The following sequence applies:

- If the FAB (Force Alternate Boot Mode) pin is set to boot in serial mode the device can be forced into an Alternate Boot Loader Mode. The type of alternate boot mode is selected according to the ABS (Alternate Boot Selector) pins and is controlled by the Boot Access Module (BAM). See Table 1
- If FAB is not set the System Status and Configuration Module (SSCM) searches the flash and attempts to identify a flash memory sector with a valid boot signature.
- If none of the flash memory sectors contains a valid boot signature, the device will go into static mode. Static mode means the device enters the low power mode SAFE and the processor executes a wait instruction.

FAB	ABS	Standby-RAMBoot Flag	Boot ID	Boot Mode
1	00	0	-	Serial Boot SCI
1	01	0	-	Serial Boot CAN
0	-	0	valid	Single Chip
0	-	0	not found	Static Mode

Table 1. Hardware Configuration

When using a hardware debugger connected via the JTAG or Nexus ports, the standard boot process can be bypassed. The debugger can download software to RAM or Flash via the debug interface and specify a start location for execution. In this case, much of the low-level device initialization is accomplished by the debugger using configuration scripts.

This application note will focus on the internal flash boot case because it performs all initialization tasks explicitly in the application code. During any power-on, external, or internal reset event, except for software reset, the SSCM begins by searching for a valid Reset Configuration Half Word (RCHW) in internal flash memory at one of the following pre-defined addresses defined in Table 2

Table 2. Possible RCHW locations in the internal flash

Boot Search Order	Address	Block Size
1st	0x00F9_8000	16 K
2nd	0x00F9_C000	16 K
3rd	0x00FA_0000	64 K
4th	0x00FB_0000	64 K
5th	0x0100_0000	256 K
6th	0x0104_0000	256 K

Table continues on the next page...

Table 2. Possible RCHW locations in the internal flash (continued)

Boot Search Order	Address	Block Size
7th	0x0108_0000	256 K
8th	0x010C_0000	256 K

The RCHW is a collection of control bits that specify a minimal MCU configuration after reset. If a valid RCHW is not found the MCU will enter Static mode. See Table 3 below for the format for the RCHW:

Table 3. Reset configuration half word

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	VLE	Boot Identifier							
		F	Reserve	d			1	0	1	0	1	1	0	1	0

The RCHW occupies the most significant 16 bits of the first 32-bit internal memory word at the boot location. The next 32 bits contain the boot vector address. After applying the RCHW, the SSCM will branch to this boot vector. During software initialization, reserve space for both of these 32-bit locations in the linker directive file as follows:

```
MEMORY
{
    flash_rcw : org = FLASH_BASE_ADDR, len = 0x8
    ...
}

SECTIONS
{
    .rcw : {} > flash_rcw
    ...
}
```

In the initialization code file, these two locations are generated with a valid RCHW encoding and the start address symbol for code entry point.

```
.section .rcw
.LONG 0x015A0000  # RCHW
.LONG start  # Code entry point
```

When debugging, the RCHW is not applied when the SSCM does not execute.

3.2 Initialize Core Registers

The MPC5744P's core needs its registers initialized before they are used otherwise the two cores will contain different random data. If this is the case when a value is stored to memory (e.g. stacked) it will cause a Lock Step error.

```
# Initialize Core Registers
# GPR's 0-31
e_li
       r0, 0
e li
        r1, 0
e_li
        r2, 0
        r3, 0
e_li
        r4, 0
e_li
        r5, 0
e_li
        r6, 0
        r7, 0
e_li
```



```
e_li
         r8, 0
e_li
         r9, 0
e_li
e_li
         r10, 0
         r11,
e_li
         r12, 0
e<sup>l</sup>li
         r13, 0
e_li
         r14, 0
         r15, 0
e_li
e_li
e_li
         r16,
         r17, 0
e_li
         r18, 0
e<sup>l</sup>li
         r19, 0
         r20, 0
e li
e_li
         r21, 0
e_li
e_li
         r22,
         r23,
e_{-}^{-}li
         r24, 0
e<sup>l</sup>li
         r25, 0
e li
         r26, 0
e_li
         r27, 0
e_li
         r28, 0
e_li
e_li
         r29, 0
         r30, 0
e_li
         r31, 0
# Init any other CPU register which might be stacked (before being used).
mtspr
         1, r1
                                                   # XER
         0xFF, r1
mtcrf
mtspr
         CTR, r1
         SPRG0, r1
mtspr
mtspr
         SPRG1, r1
         SPRG2, r1
mtspr
         SPRG3, r1
mtspr
         SRR0, r1
mtspr
         SRR1, r1
mtspr
mtspr
         CSRR0, r1
mtspr
         CSRR1, r1
         MCSRR0, r1
mtspr
         MCSRR1, r1
mtspr
mtspr
         DEAR, r1
         IVPR, r1
mtspr
         USPRG0, r1
mtspr
mtspr
         62, r1
                                                   # ESR
                                                   # LR
mtspr
         8,r31
```

3.3 Watchdog

In this example the Software Watchdog Timer (SWT) is disabled so that it does not interfere with application debug sessions If the SWT is enabled, there may be points within the initialization procedure that require watchdog service, depending on the timeout period of the watchdog.



```
e_or2i r3, 0x010A
e stw r3, 0(r4)
```

3.4 Programming the PLL

The Dual PLL Digital Interface (PLLDIG) module provides a user interface and control over the dual PLL system composed of PLL0 and PLL1 analog blocks and the digital interface. The two analog PLL blocks are cascaded, with the PHI1 output of PLL0 feeding the clock input of PLL1. A key feature of the dual PLL architecture is the ability to drive peripherals from the PLL0 PHI output, which is non-modulated and independent of the core clock frequency. The core and platform clocks are driven by PLL1. See Figure 2 below.




Figure 2. Dual PLL Digital Interface Block Diagram

PLL0 is the primary PLL and outputs a non-Frequency Modulated clock typically used for the MPC5744P modules and also a possible reference for PLL1. PLL1 is a Frequency Modulated PLL (FMPLL) and is typically used to drive the system clock.

- PLL0_PHI Main output of PLL0 and used to drive modules
- PLL0 PHI1 Secondary output of PLL0 and can be used as a source for PLL1
- PLL1_PHI Output of PLL1 and used as source for the main system clock.

The PLLDIG can be referenced from either the external oscillator (XOSC), the 16 MHz internal oscillator (IRCOSC), or directly from the EXTAL pin. The Clock Generation Module (MC_CGM) controls all the muxing for the PLLDIG inputs and outputs. The output frequencies of the PLLDIG are controlled by the PLLODV, PLL1DV, and PLL1FD registers and calculated according to the following equations:

$$\begin{split} &\boldsymbol{f}_{\text{pll0_phi}} \! = \! \boldsymbol{f}_{\text{pll0_ref}} \! \times \! \frac{\text{PLL0DV[MFD]}}{\text{PLL0DV[PREDIV]} + \text{PLL0DV[RFDPHI]}} \\ &\boldsymbol{f}_{\text{pll0_phi1}} \! = \! \boldsymbol{f}_{\text{pll0_ref}} \! \times \! \frac{\text{PLL0DV[MFD]}}{\text{PLL0DV[PREDIV]} + \text{PLL1DV[RFDPHII]}} \\ &\boldsymbol{f}_{\text{pll1_phi}} \! = \! \boldsymbol{f}_{\text{pll1_ref}} \! \times \! \left(\! \frac{\text{PLL1DV[MFD]} \! + \! \frac{\text{PLL1FD[FRCDIV]}}{2^{12}}}{2^{NPLL1DV[RFDPHI]}} \right) \end{split}$$

See Table 4 and Table 5 for the input and output parameters for each PLL.

Table 4.	PLL0	Basic	Paramet	ers
----------	------	-------	---------	-----

Parameter	Min	Max	Unit
PLL0 Input Clock	8	40	MHz
PLL0 VCO Frequency	600	1250	MHz

Table continues on the next page...



Table 4. PLL0 Basic Parameters (continued)

Parameter	Min	Max	Unit
PLL0_PHI Frequency	4.76	625	MHz
PLL0_PHI1 Frequency	20	156	MHz
PLL0 Lock Time	-	100	μs

Table 5. PLL1 Basic Parameters

Parameter	Min	Max	Unit
PLL1 Input Clock	38	78	MHz
PLL1 VCO Frequency	600	1250	MHz
PLL1_PHI Frequency	4.76	625	MHz
PLL1 Lock Time	-	100	μs

For maximum performance it is typical to set the outputs as follows:

- PLL0_PHI = 160 MHz
- PLL0_PHI1 = 40 MHz
- PLL1_PHI = 200 MHz

See Table 6 for some example values for the different bit fields of the PLL0DV, PLL1DV, and PLL1FD registers to achieve these frequencies.


Table 6. Example PLL settings

	Reference	Clock	PREDIV	MFD	RFDPHI	FRCDIV	
Γ	40 MHz XOSC	PLL0_PHI	1	1	Q	2	na
	40 MHz XOSC	PLL0_PHI1				8	na
	40 MHz XOSC	PLL1_PHI	na	20	2	0	

Coming out of reset PLL0 and PLL1 are disabled per the DRUN mode configuration. The following is the procedure to initialize the PLLDIG.

- 1. Configure PLL0
 - a. With PLL0 disabled, program PLL0 clock source
 - b. Program appropriate values to the PLL0DV register
 - c. Turn on XOSC and PLL0
 - d. Wait for mode transition to complete
- 2. Configure PLL1
 - a. With PLL1 disabled, program PLL1 clock source
 - b. Program appropriate value to the PLL1DV register
 - c. Turn on PLL1
 - d. Wait for mode transition to complete

The following example sets up the PLLDIG to produce the clocks as described above.



MPC5744P Software Start Up and Optimization, Rev 0, 04/2014



```
e_or2i r5, 0x0860
    e lis
           r4, 0x0100
                                                # SELCTL=1, XOSC source of PLL0
    e or2i r4, 0x0000
          r4, 0x0(r5)
                                                # Store MC CGM.AC3 SC
    # Program PLL1 clock course
   e_lis r4, 0x0100
e_or2i r4, 0x0000
                                                # SELCTL=1, XOSC source for PLL1
    e_stw
          r4, 0x20(r5)
                                                # Store MC CGM.AC4 SC
    # Program PLL0 settings
   e_lis r3, 0xFFFB
e_or2i r3, 0x0100
                                                # PLLDIG base address
    e lis
           r4, 0x4002
                                                # RFDPHI1=8, PFDPHI=2
    e or2i r4, 0x1008
                                                # PREDIV=1, MFD=8
    e stw
          r4, 0x8(r3)
                                                # Store PLLDIG.PLLODV
    # Enable XOSC and PLL0
    e_lis r5, 0xFFFB
                                                # MC ME base address
    e or2i r5, 0x8000
    e lis
           r4, 0x0013
                                                # Enable XOSC and PLL0 in DRUN mode and
   e or2i r4, 0x0072
                                                # select PLL0 as SYS CLK
   e stw r4, 0x2C(r5)
                                                # Store MC_ME.DRUN_MC.R
    e lis
          r6, 0x3000
                                                # Load Mode & Key
   e_or2i r6, 0x5AF0
           r7, 0x3000
    e lis
                                                # Load Mode & Key inverted
   e_or2i r7, 0xA50F
   e stw
           r6, 4(r5)
                                                # Store MC ME.MCTL.R
                                                # Store MC ME.MCTL.R
   e stw
          r7, 4(r5)
   e lis
           r24, 0x0800
                                                # Load mask for MC ME.GS.MTRANS
   e lis
          r25, 0x3000
                                                # Load mask for MC ME.GS.S CURRENT MODE
mode trans0:
   e lwz
          r4, 0(r5)
                                                 # Load MC ME.GS register
   se and. r24, r4
                                                # M TRANS=0, transition complete
   e_bne mode_trans0
    se and. r25, r4
                                                # Check that are in DRUN mode
    e_beq mode_trans0
    # Program PLL1 settings
                                                # RFDPHI=2
    e_lis r4, 0x0002
                                                # MFD=20
    e or2i r4, 0x0014
    e stw r4, 0x28(r3)
                                                # Store PLLDIG.PLL1DV
    # Enable PLL1 and select as SYS CLK
    e lis r4, 0x0013
                                                # Enable PLL1 in DRUN mode and
    e_or2i r4, 0x00F4
                                                # select PLL1 as SYS_CLK
           r4, 0x2C(r5)
                                                # Store MC_ME.DRUN MC.R
   e stw
    e lis
          r6, 0x3000
                                                # Load Mode & Key
    e or2i r6, 0x5AF0
    e lis
           r7, 0x3000
                                                # Load Mode & Key inverted
    e or2i r7, 0xA50F
    e stw
           r6, 4(r5)
                                                # Store MC ME.MCTL.R
    e stw r7, 4(r5)
                                                # Store MC ME.MCTL.R
```



3.5 Memory protection unit (MPU)

The core MPU has the following features:

Data

- 24 entry region descriptor table with support for 6 arbitrary-sized instruction memory regions, 12 arbitrary-sized data memory regions, and 6 additional arbitrary-sized regions programmable as instruction or data memory regions
- Region 0-5 instruction, 6-17 data, and 18-23 shared.
- Ability to set access permissions and memory attributes on a per-region basis
- Process ID aware, with per-bit masking of TID values
- Capability for masking upper address bits in the range comparison
- Capability of bypassing permissions for checking for selected access types
- Per-entry write-once logic for entry protection
- Hardware flash invalidation support and per-entry invalidation protection controls
- · Ability to optionally utilize region descriptors for generating debug events and watchpoints
- Software managed by **mpure** and **mpuwe** instructions

The core MPU is disabled by default and can be left disabled if the user chooses. It is important to remember that once the core MPU has been enabled that any access made will be checked against the region table unless MPU protections are bypassed for that access type in the MPU0CSR0 register. Please see the MPC5744P Reference Manual for more details.

See Table 7 for how the software sets up the core Memory Protection Unit (MPU).

Region	Description	Address	Size	Attributes
0	Flash - Instruction	0x0040_0000	28 MB	User & Supervisor Read, Write, Execute. Cacheable
1	SRAM - Instruction	0x4000_0000	384 KB	User & Supervisor Read, Write, Execute. Cacheable
6	SRAM - Data	0x4000_0000	384 KB	User & Supervisor Read, Write, Execute. Cacheable
7	Flash - Data	0x0040_0000	28 MB	User & Supervisor Read, Write, Execute. Cacheable
8	P_BRIDGE 1/0 -	0xF800_0000	128 MB	User & Supervisor Read, Write, Execute. Non-Cacheable,

Guarded

Table 7. MMU Configuration

There is a region set up to cover any type of access that the software will make once the MPU is enabled. This code is provided as an example on how to set up the core MPU.

```
#***** Configure Core MPU *******
   # Region 0 (Instruction): Internal Flash @ 0x0040 0000-0x01FF FFFF
   e lis r3, 0xA100
                                    # VALID=1, INST=1, SHD=0,
ESEL=\overline{0}
   e or2i r3, 0x0F00
                                    # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
          mas0, r3
   mtspr
   e lis
          r3, 0x0000
   e_or2i r3, 0x0000
                                    # TID=0, global
          mas1, r3
   mtspr
   e lis
           r3, 0x01FF
   e or2i
          r3, 0xFFFF
```

MPC5744P Software Start Up and Optimization, Rev 0, 04/2014



```
mtspr
            mas2, r3
                                       # Upper Bound = 0x01FF FFFF
   e_lis r3, 0x0040
e_or2i r3, 0x0000
                                       \# Lower Bound = 0 \times 0040 0000
   mtspr
            mas3, r3
                                       # Synchronize since running from flash
   msync
   mpuwe
                                       # Synchronize since running from flash
    se isync
    # Region 1 (Instruction): SRAM @ 0x4000 0000-0x4005 FFFF
                                       # VALID=1, INST=1, SHD=0,
    e lis r3, 0xA101
ESEL=\overline{1}
                                       # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
   e or2i r3, 0x0F00
   mtspr mas0, r3
   e lis
          r3, 0x0000
   e_or2i r3, 0x0000
   mtspr
           mas1, r3
                                       # TID=0, qlobal
          r3, 0x4005
   e lis
   e or2i r3, 0xFFFF
   mtspr mas2, r3
                                       # Upper Bound = 0x4005 FFFF
   e lis
           r3, 0x4000
    e_or2i r3, 0x0000
                                      # Lower Bound = 0x4000 0000
            mas3, r3
   mtspr
   mpuwe
   mpusync
    # Region 6 (Data): SRAM @ 0x4000 0000-0x4005 FFFF
   e_lis r3, 0xA000
e_or2i r3, 0x0F00
                                       # VALID=1, INST=0, SHD=0, ESEL=0
                                       # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
   mtspr
           mas0, r3
          r3, 0x0000
   e lis
   e or2i r3, 0x0000
   mtspr mas1, r3
                                       # TID=0, global
            r3, 0x4005
    \mathsf{e}_{\mathtt{lis}}
   e_or2i r3, 0xFFFF
                                       # Upper Bound = 0x4005_FFFF
   mtspr
           mas2, r3
           r3, 0x4000
   e lis
   e or2i r3, 0x0000
   mtspr
           mas3, r3
                                       \# Lower Bound = 0x4000 0000
   mpuwe
   mpusync
    # Region 7 (Data): Internal Flash @ 0x0040 0000-0x01FF FFFF
                                       \# VALID=1, INST=0, SHD=0,
   e lis r3, 0xA001
ESEL=1
   e or2i r3, 0x0F00
                                       # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
   mtspr
           mas0, r3
   e lis
            r3, 0x0000
   e or2i r3, 0x0000
   mtspr mas1, r3
                                       # TID=0, global
   e lis
          r3, 0x01FF
   e or2i r3, 0xFFFF
           mas2, r3
                                     # Upper Bound = 0x01FF FFFF
   mtspr
   e_lis r3, 0x0040
e_or2i r3, 0x0000
                                     # Lower Bound = 0x0040 0000
   mtspr
            mas3, r3
   mpuwe
   mpusync
    # Region 8 (Data): PBRIDGE1/0 @ 0xF800 0000-0xFFFF FFFF
    e lis r3, 0xA002
                                       # VALID=1, INST=0, SHD=0,
ESEL=\overline{2}
   e or2i r3, 0x0F09
                                       # UW=1, SW=1, UX/UR=1, SX/SR=1, non-Cacheable, guarded
   mtspr
          mas0, r3
   e lis
          r3, 0x0000
   e_or2i r3, 0x0000
   mtspr
           mas1, r3
                                       # TID=0, global
   e lis
           r3, 0xFFFF
   e or2i r3, 0xFFFF
   mtspr mas2, r3
                                       # Upper Bound = 0xFFFF FFFF
           r3, 0xF800
    e lis
```



Note that in this example, mpuwe is preceded by msync and followed by se_isync for region 0. This synchronization step is taken since the code being executed is from the region being modified.

3.6 Enable caches

The core instruction and data caches are enabled through the L1 Cache Control and Status Registers 0 & 1 (L1CSR0 and L1CSR1). The instruction cache is invalidated and enabled by setting the ICINV and ICE bits in L1CSR1. The data cache is enabled by setting DCINV and DCE in L1CSR0. The cache invalidate operation takes some time and can be interrupted or aborted. Because nothing else is going on in the boot-up procedure at this point, it won't be interrupted or aborted. So the user can set the bits and move on.

The following code represents a more robust cache enable routine that may be used if desired. This code checks to ensure the invalidation has successfully completed and if not, retries the operation before enabling the cache. This code may be used with interrupts enabled, provided that those interrupts are properly handled and cleared. If the invalidate operation cannot complete without being interrupted due to a heavy interrupt load in the system, it is better to disable interrupts first.

```
#******************* Invalidate and enable caches **************
  # Instruction cache (I-CACHE)
icache_cfg:
  e li
              r5, 0x2
                                     # Start instruction cache invalidation
  mtspr
              1011, r5
                                     # Set L1CSR1.ICINV bit
  e li
              r7, 0x4
  e<sup>l</sup>li
              r8, 0x2
              r11, 0xFFFFFFFB@h
  e lis
  e or2i
              r11, 0xFFFFFFFB@l
_icache_inv:
  mfspr
              r9, 1011
                                     # Read L1CSR1
  and.
              r10, r7, r9
                                     # L1CSR1.ICABT=1?, cache invalidation was aborted.
                                     # If 0, no abortion, jump to proceed.
  e beq
                icache no abort
  and.
              r10, r11, r9
  mtspr
              1011, r10
                                     # Clear the L1CSR1.ICABT bit.
              icache cfg
                                     # Branch back to retry.
  e_b
icache no abort:
              r10, r8, r9
                                     # L1CSR1.ICINV=0?, cache invalidation completed.
  and.
              icache inv
                                     # jump back to wait and re-check ICABT bit.
  e bne
  mfspr
              r5, 1011
                                     # Read L1CSR0
              r5, r5, 0x0001
  e ori
  se isync
                                     # wait for all previous instructions to complete
  msync
                                     # wait for data memory accesses coherency
  mtspr
              1011, r5
                                     # Set L1CSR1.ICE to enable data cache
```



```
# Data cache (D-CACHE)
dcache cfg:
  e li
              r5, 0x2
                                     # Set L1CSR0.DCINV bit. Start data cache invalidation
  mtspr
              1010, r5
  e li
              r7, 0x4
  e_li
              r8, 0x2
  e_lis
              r11, 0xFFFFFFFB@h
  e or2i
              r11, 0xFFFFFFB@l
_dcache_inv:
  mfspr
              r9, 1010
                                     # Read L1CSRO
  and.
              r10, r7, r9
                                     # L1CSR0.DCABT=1?, cache invalidation was aborted.
  e beq
               _dcache_no_abort
                                     # If 0, no abortion, jump to proceed.
  and.
              r10, r11, r9
  mtspr
              1010, r10
                                     # Clear the L1CSR0.DCABT bit.
                                     # Branch back to retry invalidation of data cache.
              dcache cfg
  e b
dcache no abort:
  and.
                                     # L1CSR0.DCINV=0?, cache invalidation completed.
            r10, r8, r9
             __dcache inv
  e bne
                                     # jump back to wait and re-check DCABT bit.
  mfspr
              r5, 1010
                                     # Read L1CSR0
              r5, r5, 0x0001
  e ori
  se isync
                                     # wait for all previous instructions to complete
                                     # wait for data memory accesses coherency
  msync
  mtspr
              1010, r5
                                     # Set L1CSR0.DCE to enable data cache
```

3.7 SRAM initialization

The internal SRAMs feature Error Correcting Code (ECC). Because these ECC bits can contain random data after the device is turned on, all SRAM locations must be initialized before being read by application code. Initialization is done by executing 64-bit writes to the entire SRAM block. The value written does not matter at this point, so the Store Multiple Word instruction will be used to write 32 general-purpose registers with each loop iteration. The MPC5744P has 384 KB of System SRAM as well as 64 KB of local SRAM in the core.

```
# Initialize System SRAM
   # Store number of 128Byte (32GPRs) segments in Counter
               r5, __SRAM_SIZE@h
r5, SRAM_SIZE@l
   e lis
                                              # Initialize r5 to size of SRAM (Bytes)
               r5,
   e or2i
   e_srwi
               r5, r5, 0x7
                                              # Divide SRAM size by 128
   mtctr
               r5
                                              # Move to counter for use with "bdnz"
   # Base Address of the internal SRAM
              r5, ___SRAM_BASE ADDR@h
   e lis
               r5, SRAM BASE ADDR@l
   e or2i
   # Fill SRAM with writes of 32GPRs
sram loop:
   e stmw
               r0,0(r5)
                                              # Write all 32 registers to SRAM
   e addi
                                               # Increment the RAM pointer to next 128bytes
               r5, r5, 128
   e bdnz
               sram loop
                                              # Loop for all of SRAM
   # Initialize Local SRAM
   # Store number of 128 Byte (32GPRs) segments in Counter
               r5, __LOCAL_SRAM_SIZE@h
r5, __LOCAL_SRAM_SIZE@l
   e lis
                                              # Initialize r5 to size of SRAM (Bytes)
   e_or2i
               r5, r5, 0x7
                                               # Divide SRAM size by 128
   e srwi
   mtctr
               r5
                                               # Move to counter for use with "bdnz"
   # Base Address of the Local SRAM
               r5, __LOCAL_SRAM_BASE_ADDR@h
   e lis
               r5, LOCAL SRAM BASE ADDR@1
   e or2i
```



3.8 C runtime register setup

The Power Architecture Enhanced Application Binary Interface (EABI) specifies certain general purpose registers as having special meaning for C code execution. At this point in the initialization code, the stack pointer, small data, and small data 2 base pointers are set up. EABI-conformant C compilers will generate code that makes use of these pointers later on.

```
e_lis r1, __SP_INIT@h  # Initialize stack pointer r1 to e_or2i r1, __SP_INIT@l  # value in linker command file.

e_lis r13, _SDA_BASE_@h  # Initialize r13 to sdata base e_or2i r13, _SDA_BASE_@l  # (provided by linker).

e_lis r2, _SDA2_BASE_@h  # Initialize r2 to sdata2 base e_or2i r2, _SDA2_BASE_@l  # (provided by linker).
```

As noted in the comments above, these values are defined in the linker command file for this project.

```
__DATA_SRAM_ADDR = ADDR(.data);
__SDATA_SRAM_ADDR = ADDR(.sdata);
__DATA_SIZE = SIZEOF(.data);
__SDATA_SIZE = SIZEOF(.sdata);
__DATA_ROM_ADDR = ADDR(.ROM.data);
__SDATA_ROM_ADDR = ADDR(.ROM.sdata);
```

These values in the internal flash boot case will be used to copy initialized data from flash to SRAM, but first the SRAM must be initialized.

This runtime setup procedure may vary depending on the compiler. Consult your compiler's documentation. There may also be additional setup required for initializing the C standard library.

3.9 Copy initialized data

When booting from flash, the program image stored in flash will contain the various data segments created by the C compiler and linker. Initialized read-write data must be copied from read-only flash to read-writable SRAM before branching to the C main routine.

The following example assumes the initialized data values are stored uncompressed in the flash. Some compilers compress this data to save space in the flash image. The example code attached to this application note invokes the compiler-dependent _start routine to accomplish the C runtime setup and data copy. This example is provided as a reference.

```
#****** Load Initialized Data Values from Flash into RAM *********
    # Initialized Data - ".data"
DATACOPY:
    e lis
               r9, __DATA_SIZE@ha
                                        # Load upper SRAM load size
               r9, __DATA_SIZE@l
                                        # Load lower SRAM load
    e or2i
size
    e_cmp16i
               r9,0
                                        # Compare to see if equal to
0
    e beq
                SDATACOPY
                                        # Exit cfq ROMCPY if size is zero
    mtctr
                r9
                                        # Store no. of bytes to be moved in counter
```



```
r10, __DATA_ROM_ADDR@h  # Load address of first SRAM load into R10 r10, __DATA_ROM_ADDR@l  # Load lower address of SRAM load into R10
    e_lis
    e_or2i
    e_subi
                  r10, r10, 1
                                             # Decrement address to prepare for ROMCPYLOOP
                 r5, __DATA_SKAR_....
r5, __DATA_SRAM_ADDR@1
    e_lis
                        DATA SRAM ADDR@h # Load upper SRAM address
                                             # Load lower SRAM address
    e or2i
                  r5, r5, 1
                                             # Decrement address to prepare for ROMCPYLOOP
    e subi
DATACPYLOOP:
                 r4, 1(r10)
                                             # Load data byte, incrementing ROM address
    e lbzu
                 r4, 1(r5)
                                             # Store data byte into SRAM, update SRAM address
    e stbu
                 DATACPYLOOP
    e_bdnz
                                             # Branch if more bytes to load from ROM
    # Small Initialized Data - ".sdata"
SDATACOPY:
    e lis
                 r9,
                        SDATA SIZE@ha
                                             # Load upper SRAM load size
                 r9,
r9,0
                                             # Load lower SRAM load size
                        SDATA SIZE@l
    e or2i
    e_cmp16i
                                             # Compare to see if equal to
                 ROMCPYEND
                                             # Exit cfg ROMCPY if size is zero
    e beq
    mtctr
                  r9
                                             # Store no. of bytes to be moved in counter
                 r10, __SDATA_ROM_ADDR@h # Load address of first SRAM load into R10
    e lis
    e or2i
                         SDATA ROM ADDR@l # Load lower address of SRAM load into R10
                 r10, r10, 1
                                             # Decrement address to prepare for ROMCPYLOOP
    e_subi
                 r5, __SDATA_SRAM_ADDR@h # Load upper skam address into R5 (from linker file)
r5, __SDATA_SRAM_ADDR@l # Load lower SRAM address into R5 (from linker file)
    e lis
    e or2i
                                             # Decrement address to prepare for ROMCPYLOOP
    e_subi
SDATACPYLOOP:
                 r4, 1(r10)
                                             # Load data byte, incrementing ROM address
    e_lbzu
    e stbu
                 r4, 1(r5)
                                             # Store data byte into SRAM, update SRAM address
    e bdnz
                  SDATACPYLOOP
                                             # Branch if more bytes to load from ROM
```

3.10 Other

ROMCPYEND:

There are some other important aspects of the MPC5744P SOC that need to be initialized before actual operation can occur.

- · Mode Control
- · Peripheral Bridges

The first to address is the mode control for the device. A detailed description of the features and programming of this module are out of the scope of this application note but some basic information and setup is needed. Please see the MPC5744P Reference Manual for more information.

The MPC5744P has 10 different modes.

- RESET
- DRUN
- SAFE
- TEST
- RUN0...3
- HALTO
- STOP0



The system modes are modes such as RESET, DRUN, SAFE, and TEST. These modes aim to ease the configuration and monitoring of the system. The user modes are modes such as RUN0...3, HALT0, and STOP0 which can be configured to meet the application requirements in terms of energy management and available processing power. By default out of reset the device will be executing in DRUN mode and all peripherals will be frozen. One register write is necessary to turn on all peripherals for execution.

```
/* Peripheral ON in every run mode */
MC ME.RUN PC[0].R = 0x000000FE;
```

The other operation involves the Peripheral Bridges (AIPS). The peripheral bridge converts the crossbar switch interface to an interface that can access most of the slave peripherals on the chip. Out of reset only the core is enabled for read and write accesses to modules connected to the two peripheral bridges. The following two register writes enable all the peripheral bridge masters; Core, DMA, FlexRay, SIPI, and Ethernet.

```
/* Enable all PBridge Masters for Reads, Writes, and Master Privilege Mode. */ AIPS_0.MPRA.R = 0x70777700; AIPS 1.MPRA.R = 0x70777700;
```

4 MCU optimization

In this section, the following areas for potential optimization will be discussed:

- · Flash controller
- · Branch target buffer
- Crossbar switch

4.1 Flash optimization

The on-chip flash array controller comes out of reset with fail-safe settings. Wait states are set to maximum and performance features like prefetch, read buffering, and pipelining are disabled. Wait states and prefect settings can typically be optimized based on the operating frequency using the information specified in the MPC5744P data sheet. Prefetch and read buffering can typically be optimized depending on what type of code you are executing out of the flash. The following code can be modified to select the appropriate value for the flash array's Platform Flash Configuration Register 1 (PFLASH_PFCR1).

The following example is for the 200 MHz operating settings and accomplish the following optimizations:

- Enable line read buffer
- Leave read wait states at default value (6) per data sheet recommendation
- Enable pipelining with 2 hold cycles between access requests per data sheet recommendation

Since this example is executing from flash memory, you need to load instructions to perform the update of the PFLASH_PFCR1 register into SRAM, and then temporarily execute from there.



www optimization

```
reduce flash ws:
    e_lis
                r3, 0x0000
                                # APC=2 pipelined access 2 cycles before prev. data valid
    e_or2i
                r3, 0x4601
                                # RWSC=6 additional wait states, PO BFEN=1 line buffer enabled
    e lis
                r4, 0xFC03
                r4, 0x0000
    e or2i
    e stw
                r3, 0x0(r4)
    se isync
    msync
    se blr
copy_to_ram:
    e lis
                r3, reduce flash ws@h
    e or2i
                r3, reduce flash ws@l
    e_lis
                r4, copy_to_ram@h
    e or2i
                r4, copy_to_ram@l
    subf
                r4, r3, r4
    se mtctr
                r4
    se mtlr
                r5
copy:
                r6, 0(r3)
    e_lbz
    e_stb
                r6, 0(r5)
    e_addi
                r3, r3, 1
    e addi
                r5, r5, 1
    e bdnz
                сору
    se isync
    msync
    se blrl
```

4.2 Branch target buffer

The MPC5744P Power Architecture cores feature a branch prediction optimization which can be enabled to improve overall performance by storing the results of branches and using those results to predict the direction of future branches at the same location. To initialize the branch target buffer, we need to flash invalidate the buffer and enable branch prediction. This can be accomplished with a single write to the Branch Unit Control and Status Register (BUCSR).

```
#*************************
e_li r3, 0x0201
mtspr 1013, r3
se_isync
```

NOTE

If the application modifies instruction code in memory after this initialization procedure, the branch target buffer may need to be flushed and re-initialized as it may contain branch prediction for the code that previously existed at the modified locations.

4.3 Crossbar switch

In most cases, the crossbar settings can be left at their reset defaults. Knowing certain things about the application behavior and use of different masters on the crossbar, it is possible to customize priorities and use algorithms accordingly to obtain some slight performance improvements. For example, DMA transfers may benefit from a higher priority setting than the CPU load/store when communicating with the peripheral bus. This would prevent DMA transfers from stalling if the CPU were to poll a status register in a peripheral. However, this is a specific case which may not apply for all applications.



5 Conclusion

This application note has presented some specific recommendations for initializing this device and optimizing some of the settings from their reset defaults. This is a starting point only. Other areas to consider include compiler optimization and efficient use of system resources such as DMA and cache. Consult the MPC5744P reference manual for additional information.

Appendix A Code

A.1 init.s file

```
#***********************
  LICENSE:
#
  Copyright (c) 2014 Freescale Semiconductor
  Permission is hereby granted, free of charge, to any person
  obtaining a copy of this software and associated documentation
  files (the "Software"), to deal in the Software without
  restriction, including without limitation the rights to use,
  copy, modify, merge, publish, distribute, sublicense, and/or
  sell copies of the Software, and to permit persons to whom the
  Software is furnished to do so, subject to the following
  conditions:
  The above copyright notice and this permission notice
#
#
  shall be included in all copies or substantial portions
  of the Software.
  THIS SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
#
  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  DEALINGS IN THE SOFTWARE.
#
 Composed By: Fraser, Jamaal
#
 Dated
            : March 31, 2014
 Compiler
            : Green Hills Multi
 FILE NAME: crt0 core flash.s
#
 DESCRIPTION: This is the crt0 file for the core of the MPC5744P MCU
                                   DESCRIPTION OF CHANGE
# REV
       AUTHOR
                       DATE
 ---
                       27/Jun/11
                                   Initial Version
 0.1
       D.McMenamin
#
 0.2
       B.Johnson
                       19/Jun/12
                                   Modified for Panther
                                   Removed SWT2, SWT1 initialization
#
                       02/Dec/12
 0.3
       B.Johnson
                                   Changed SWT_CR to enable MAPO
#
 0.4
       J.Fraser
                       31/Mar/14
                                   Added MMU and PLL init code and
                                   modified order for optimization in regards
                                   to MPC5744P SW StartUp App. Note.
```



mu.s file

```
.globl
          _start_core
#************************ .rcw reset confiq section ********************
.section .rcw
.LONG 0x015A0000
                                                 # RCHW
                                                 # Code starts at start core
.LONG start core
.section .init , axv
.vle
.align 4
_start_core:
    #***************************** Init Core Registers **********************
    # The e200z4 core needs its registers initialized before they are used
    # otherwise in Lock Step mode the two cores will contain different random data.
    # If this is stored to memory (e.g. stacked) it will cause a Lock Step error.
    # GPR's 0-31
   e_li
           r0, 0
   e_li
e_li
            r1, 0
            r2, 0
   e<sup>l</sup>li
           r3, 0
   e li
           r4, 0
    e_li
            r5, 0
   e_li
           r6, 0
   e_li
e_li
            r7, 0
            r8, 0
   e<sup>l</sup>li
            r9, 0
   e li
            r10, 0
    e_li
            r11, 0
   e_li
            r12, 0
   e_li
e_li
            r13, 0
            r14, 0
   e_li
            r15, 0
   e li
            r16, 0
    e li
            r17, 0
   e_li
           r18, 0
   e_li
e_li
e_li
            r19, 0
            r20, 0
           r21, 0
   e<sup>l</sup>li
            r22, 0
    e li
            r23, 0
            r24, 0
    e_li
    e_li
            r25, 0
   e_li
e_li
            r26, 0
            r27, 0
   e<sup>l</sup>li
            r28, 0
    e li
            r29, 0
            r30, 0
    e_li
   e_li
            r31, 0
    # Init any other CPU register which might be stacked (before being used).
   mtspr
            1, r1
                                                 # XER
   mtcrf
            0xFF, r1
   mtspr
            CTR, r1
            SPRG0, r1
   mtspr
   mtspr
            SPRG1, r1
            SPRG2, r1
   mtspr
            SPRG3, r1
   mtspr
   mtspr
            SRR0, r1
            SRR1, r1
   mtspr
            CSRR0, r1
   mtspr
            CSRR1, r1
   mtspr
           MCSRR0, r1
   mtspr
           MCSRR1, r1
   mtspr
   mtspr
           DEAR, r1
   mtspr IVPR, r1
```



```
mtspr
           USPRG0, r1
          62, r1
                                               # ESR
   mtspr
   mtspr
          8,r31
                                               # LR
   #******************** Disable Software Watchdog (SWT) ************
   e lis
          r4, 0xFC05
   e_or2i r4, 0x0000
   e li
           r3, 0xC520
           r3, 0x10(r4)
   e_stw
   e li
           r3, 0xD928
   e stw
           r3, 0x10(r4)
   e lis
           r3, 0xFF00
   e or2i r3, 0x010A
          r3, 0(r4)
   e stw
   #**************************** Program PLL *********************
   # Program PLL0 clock source
   e_lis r5, 0xFFFB
                                               # MC CGM.AC3 SC address
   e or2i r5, 0x0860
                                               # SELCTL=1, XOSC source of PLL0
   e lis
           r4, 0x0100
   e or2i r4, 0x0000
   e stw r4, 0x0(r5)
                                               # Store MC_CGM.AC3_SC
   # Program PLL1 clock course
          r4, 0x0100
                                               # SELCTL=1, XOSC source for PLL1
   e_lis
   e or2i r4, 0x0000
          r4, 0x20(r5)
                                               # Store MC_CGM.AC4_SC
   e_stw
   # Program PLL0 settings
          r3, 0xFFFB
                                               # PLLDIG base address
   e lis
   e_or2i r3, 0x0100
   e lis
           r4, 0x4002
                                               # RFDPHI1=8, PFDPHI=2
   e or2i r4, 0x1008
                                               # PREDIV=1, MFD=8
                                               # Store PLLDIG.PLLODV
   e stw
          r4, 0x8(r3)
   # Enable XOSC and PLL0
          r5, 0xFFFB
   e lis
                                               # MC ME base address
   e or2i r5, 0x8000
   e lis
           r4, 0x0013
                                               # Enable XOSC and PLLO in DRUN mode and
   e or2i r4, 0x0072
                                               # select PLL0 as SYS CLK
   e stw
          r4, 0x2C(r5)
                                               # Store MC_ME.DRUN_MC.R
   e lis
           r6, 0x3000
                                               # Load Mode & Key
   e or2i r6, 0x5AF0
   # Load Mode & Key inverted
   e stw
           r6, 4(r5)
                                               # Store MC ME.MCTL.R
   e stw
          r7, 4(r5)
                                               # Store MC ME.MCTL.R
                                               # Load mask for MC_ME.GS.MTRANS
   e_lis
           r24, 0x0800
                                               # Load mask for MC ME.GS.S CURRENT MODE
   e lis
           r25, 0x3000
mode trans0:
   \overline{e} lwz r4, 0(r5)
                                               # Load MC ME.GS register
   se and. r24, r4
                                               # Check M TRANS bit clear signaling
transition complete
```



mus file

```
e bne
          mode\_trans0
    \overline{\text{se}} and. r25, r4
                                                # Check that are in DRUN mode
    e beg
          mode trans0
    # Program PLL1 settings
    e_lis r4, 0x0002
                                                # RFDPHI=2
    e or2i r4, 0x0014
                                                # MFD=20
          r4, 0x28(r3)
                                                # Store PLLDIG.PLL1DV
    e stw
    # Enable PLL1 and select as SYS_CLK
                                                # Enable PLL1 in DRUN mode and
    e lis
          r4, 0x0013
    e or2i r4, 0x00F4
                                                # select PLL1 as SYS CLK
          r4, 0x2C(r5)
    e_stw
                                                # Store MC ME.DRUN MC.R
    e lis
           r6, 0x3000
                                                # Load Mode & Key
    e or2i r6, 0x5AF0
    e lis
           r7, 0x3000
                                                # Load Mode & Key inverted
    e or2i r7, 0xA50F
                                                # Store MC ME.MCTL.R
    e stw
           r6, 4(r5)
                                                # Store MC ME.MCTL.R
           r7, 4(r5)
   e stw
    e lis
          r24, 0x0800
                                                # Load mask for MC_ME.GS.MTRANS
    e lis
          r25, 0x3000
                                                # Load mask for MC ME.GS.S CURRENT MODE
mode trans1:
    e lwz r4, 0(r5)
                                                # Load MC ME.GS register
   se and. r24, r4
                                                # Check M_TRANS bit clear signaling
transition complete
   e bne mode trans1
    se_and. r25, r4
                                                # Check that are in DRUN mode
   e beg mode trans1
    # Initialize System SRAM
    # Store number of 128 Byte (32GPRs) segments in Counter
               r5, __SRAM_SIZE@h
r5, __SRAM_SIZE@l
r5, r5, 0x7
                                                # Initialize r5 to size of SRAM (Bytes)
   e lis
   e or2i
   e srwi
                                                # Divide SRAM size by 128
   mtctr
              r5
                                                # Move to counter for use with "bdnz"
    # Base Address of the internal SRAM
    e lis
           r5, __SRAM_BASE_ADDR@h
   e_or2i
               r5, __SRAM_BASE_ADDR@l
   # Fill SRAM with writes of 32GPRs
sram loop:
               r0,0(r5)
                                                # Write all 32 registers to SRAM
   e stmw
    e addi
               r5, r5, 128
                                                # Increment the RAM pointer to next 128bytes
    e bdnz
               sram loop
                                                # Loop for all of SRAM
    # Initialize Local SRAM
    # Store number of 128 Byte (32GPRs) segments in Counter
              r5, __LOCAL_SRAM_SIZE@h
r5, __LOCAL_SRAM_SIZE@l
r5, r5, 0x7
    e lis
                                               # Initialize r5 to size of SRAM (Bytes)
    e_or2i
    e srwi
                                                # Divide SRAM size by 128
   mtctr
               r5
                                                # Move to counter for use with "bdnz"
    # Base Address of the Local SRAM
    e lis
             r5, __LOCAL_SRAM_BASE_ADDR@h
    e_or2i
               r5, LOCAL SRAM BASE ADDR@l
    # Fill Local SRAM with writes of 32GPRs
lsram_loop:
   e stmw
               r0,0(r5)
                                                # Write all 32 registers to SRAM
    e addi
               r5, r5, 128
                                                # Increment the RAM pointer to next 128bytes
                                                # Loop for all of SRAM
    e bdnz
               lsram loop
```



```
#************** Configure Flash Wait States *****************
    # Code is copied to RAM first, then executed, to avoid executing code from flash
    # while wait states are changing.
    # Base Address of the internal SRAM
               r5, ___SRAM_BASE_ADDR@h
    \mathsf{e}_{\_}\mathsf{lis}
               r5, __SRAM_BASE_ADDR@l
    e or2i
    e_b
               copy_to_ram
    # Settings for SYS CLK of 200 MHz
reduce_flash_ws:
    e lis
               r3, 0x0000
                                               # APC=2 pipelined access can be initiated 2
cycles before previous data is valid
                                               # RWSC=6 additional wait states, , P0_BFEN=1
    e or2i
               r3, 0x4601
line buffer enabled
               r4, 0xFC03
   e lis
               r4, 0x0000
    e_or2i
   e_stw
               r3, 0x0(r4)
   se isync
   msync
   se_blr
copy_to_ram:
               r3, reduce_flash ws@h
    e lis
               r3, reduce flash ws@l
   e or2i
   e<sup>lis</sup>
               r4, copy_to_ram@h
               r4, copy_to_ram@l
   e or2i
   subf
               r4, r3, r4
    se mtctr
               r4
   se_mtlr
               r5
copy:
   e lbz
               r6, 0(r3)
   e_stb
               r6, 0(r5)
   e addi
               r3, r3, 1
   e addi
               r5, r5, 1
   e_bdnz
               сору
   se_isync
   msync
    se blrl
    # Region 0 (Instruction): Internal Flash @ 0x0040 0000-0x01FF FFFF
    e lis
          r3, 0xA100
                                               # VALID=1, INST=1, SHD=0,
ESEL=0
   e or2i r3, 0x0F00
                                               # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
          mas0, r3
   mtspr
   e lis
          r3, 0x0000
   e_or2i r3, 0x0000
           mas1, r3
                                               # TID=0, global
   mtspr
           r3, 0x01FF
   e lis
   e or2i r3, 0xFFFF
   mtspr
           mas2, r3
                                               # Upper Bound = 0x01FF FFFF
   e lis
           r3, 0x0040
                                               \# Lower Bound = 0 \times 0040 0000
   e_or2i r3, 0x0000
   mtspr
           mas3, r3
   msync
                                               # Synchronize since running from flash
   mpuwe
    se isync
                                               # Synchronize since running from flash
    # Region 1 (Instruction): SRAM @ 0x4000 0000-0x4005 FFFF
    e lis
          r3, 0xA101
                                               # VALID=1, INST=1, SHD=0,
ESEL=1
    e or2i r3, 0x0F00
                                               # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
   mtspr
           mas0, r3
    e lis
           r3, 0x0000
    e or2i r3, 0x0000
```



mus file

```
mtspr
           mas1, r3
                                                # TID=0, global
   e_lis r3, 0x4005
e_or2i r3, 0xFFFF
                                                # Upper Bound = 0x4005 FFFF
   mtspr
           mas2, r3
   e lis
           r3, 0x4000
   e or2i r3, 0x0000
                                                \# Lower Bound = 0x4000 0000
   mtspr
           mas3, r3
   mpuwe
   mpusync
   # Region 6 (Data): SRAM @ 0x4000_0000-0x4005_FFFF
                                                # VALID=1, INST=0, SHD=0, ESEL=0
   e_lis r3, 0xA000
   e or2i r3, 0x0F00
                                                # UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
   mtspr mas0, r3
   e_lis r3, 0x0000
e_or2i r3, 0x0000
                                                # TID=0, qlobal
   mtspr
           mas1, r3
   e lis
          r3, 0x4005
   e or2i r3, 0xFFFF
   mtspr mas2, r3
                                                # Upper Bound = 0x4005 FFFF
   e lis
           r3, 0x4000
   e_or2i r3, 0x0000
   mtspr
           mas3, r3
                                                \# Lower Bound = 0x4000 0000
   mpuwe
   mpusync
   # Region 7 (Data): Internal Flash @ 0x0040 0000-0x01FF FFFF
   e lis
                                                # VALID=1, INST=0, SHD=0,
          r3, 0xA001
ESEL=1
                                                \# UW=1, SW=1, UX/UR=1, SX/SR=1, Cacheable
   e or2i r3, 0x0F00
          mas0, r3
   mtspr
   e lis
          r3, 0x0000
   e_or2i r3, 0x0000
           mas1, r3
                                                # TID=0, global
   mtspr
           r3, 0x01FF
   e lis
   e or2i r3, 0xFFFF
   mtspr mas2, r3
                                                # Upper Bound = 0x01FF FFFF
   e lis
          r3, 0x0040
   e or2i r3, 0x0000
                                                \# Lower Bound = 0x0040 0000
   mtspr
           mas3, r3
   mpuwe
   mpusync
    # Region 8 (Data): PBRIDGE1/0 @ 0xF800 0000-0xFFFF FFFF
                                                # VALID=1, INST=0, SHD=0,
   e lis r3, 0xA002
ESEL=2
   e or2i r3, 0x0F09
                                                # UW=1, SW=1, UX/UR=1, SX/SR=1, non-
Cacheable, guarded
   mtspr
          mas0, r3
   e lis
          r3, 0x0000
   e_or2i r3, 0x0000
          mas1, r3
                                                # TID=0, global
   mtspr
   e lis
           r3, 0xFFFF
   e or2i r3, 0xFFFF
   mtspr
          mas2, r3
                                                # Upper Bound = 0xFFFF_FFFF
   e lis
          r3, 0xF800
   e or2i r3, 0x0000
                                                \# Lower Bound = 0xF800 0000
   mtspr
          mas3, r3
   mpuwe
   mpusync
   e lis
          r3, 0x0000
    e or2i r3, 0x0001
                                                # Enable MPU
   mtspr 1014, r3
    #************************* Invalidate and enable caches *****************
    # Instruction cache (I-CACHE)
 icache cfg:
    e li
               r5, 0x2
```



```
mtspr
               1011, r5
                                               # Set L1CSR1.ICINV bit. Start instruction
cache invalidation
               r7, 0x4
   e li
   e li
               r8, 0x2
   e<sup>lis</sup>
               r11, 0xFFFFFFFB@h
   e_or2i
               r11, 0xFFFFFFFB@l
 icache inv:
               r9, 1011
   mfspr
                                               # Read L1CSR1
                                               # Check if L1CSR1.ICABT is set indicating
   and.
               r10, r7, r9
cache invalidation was aborted.
                icache no abort
                                               # If 0, no abortion, jump to proceed.
   and.
               r10, r11, r9
   mtspr
               1011, r10
                                               # Clear the L1CSR1.ICABT bit.
   e b
               icache cfg
                                               # Branch back to retry invalidation of
instruction cache.
 icache_no_abort:
   and.
                                               # Check if L1CSR1.ICINV is clear indication
               r10, r8, r9
cache invalidation completed.
   e_bne
                icache inv
                                               # If ICINV bit still set jump back to wait
and \overline{\text{re-check ICABT}} bit.
   mfspr
               r5, 1011
                                               # Read L1CSR0
               r5, r5, 0x0001
   e ori
   se isync
                                               # wait for all previous instructions to
complete
                                               # wait for preceding data memory accesses to
   msync
reach the point of coherency
               1011, r5
                                               # Set L1CSR1.ICE to enable data cache
   mtspr
   # Data cache (D-CACHE)
 dcache cfq:
   e li
               r5, 0x2
                                               # Set L1CSR0.DCINV bit. Start data cache
   mtspr
               1010, r5
invalidation
   e_li
               r7, 0x4
   e_li
               r8, 0x2
   e_lis
               r11, 0xFFFFFFFB@h
               r11, 0xFFFFFFB@l
   e or2i
 dcache inv:
                                               # Read L1CSRO
   mfspr
               r9, 1010
   and.
               r10, r7, r9
                                               # Check if L1CSR0.DCABT is set indicating
cache invalidation was aborted.
                                               # If 0, no abortion, jump to proceed.
   e_beq
                __dcache_no_abort
   and.
               r10, r11, r9
               1010, r10
                                               # Clear the L1CSR0.DCABT bit.
   mtspr
               __dcache_cfg
   e b
                                               # Branch back to retry invalidation of data
cache.
_dcache_no_abort:
                                               # Check if L1CSR0.DCINV is clear indication
   and. r10, r8, r9
cache invalidation completed.
   e bne
               dcache inv
                                               # If DCINV bit still set jump back to wait
and \overline{\text{re-check DCABT}} bit.
   mfspr
               r5, 1010
                                               # Read L1CSR0
               r5, r5, 0x0001
   e_ori
   se isync
                                               # wait for all previous instructions to
complete
                                               # wait for preceding data memory accesses to
   msync
reach the point of coherency
               1010, r5
                                               # Set L1CSR0.DCE to enable data cache
   mtspr
   # Flush and enable BTB
```



mus file

e li

r3, 0x201

```
1013, r3
   mtspr
    se isync
    #****** Load Initialized Data Values from Flash into RAM *********
    # Initialized Data - ".data"
DATACOPY:
               r9, __DATA_SIZE@ha
r9, __DATA_SIZE@l
    e lis
                                       # Load upper SRAM load size (# of bytes) into R9
    e or2i
                                       # Load lower SRAM load size into
R9
    e_cmp16i
               r9,0
                                       # Compare to see if equal to
0
    e beq
               SDATACOPY
                                       # Exit cfg ROMCPY if size is zero (no data to
initialize)
   mtctr
                                       # Store no. of bytes to be moved in counter
               r9
               r10, __DATA_ROM_ADDR@h
r10, __DATA_ROM_ADDR@l
    e lis
                                       # Load address of first SRAM load into R10
    e_or2i
                                       # Load lower address of SRAM load into R10
   e_subi
               r10, r10, 1
                                        # Decrement address to prepare for ROMCPYLOOP
               r5, __DATA_SRAM_ADDR@l
    e lis
                                       # Load upper SRAM address into R5 (from linker file)
                                       # Load lower SRAM address into R5 (from linker file)
    e or2i
               r5, r5, 1
    e_subi
                                        # Decrement address to prepare for ROMCPYLOOP
DATACPYLOOP:
               r4, 1(r10)
                                       # Load data byte at R10 into R4, incrementing
    e lbzu
(update) ROM address
                                       # Store R4 data byte into SRAM at R5 and update SRAM
   e stbu
               r4, 1(r5)
address
    e bdnz
               DATACPYLOOP
                                       # Branch if more bytes to load from ROM
    # Small Initialized Data - ".sdata"
SDATACOPY:
               r9, __SDATA_SIZE@ha
                                       # Load upper SRAM load size (# of bytes) into R9
   e lis
    e_or2i
               r9, __SDATA_SIZE@l
                                       # Load lower SRAM load size into
R9
                                       # Compare to see if equal to
    e cmp16i
               r9,0
    e beq
               ROMCPYEND
                                       # Exit cfg ROMCPY if size is zero (no data to
initialize)
   mtctr
               r9
                                        # Store no. of bytes to be moved in counter
               e lis
    e_or2i
    e_subi
               r10, r10, 1
                                       # Decrement address to prepare for ROMCPYLOOP
               r5, __SDATA_SRAM_ADDR@h # Load upper SRAM address into R5 (from linker file)
   e lis
               r5, __SDA<sup>r</sup>.
                    _SDATA_SRAM_ADDR@l # Load lower SRAM address into R5 (from linker file)
    e or2i
    e_subi
                                       # Decrement address to prepare for ROMCPYLOOP
SDATACPYLOOP:
    e lbzu
               r4, 1(r10)
                                       # Load data byte at R10 into R4, incrementing
(update) ROM address
    e stbu
               r4, 1(r5)
                                       # Store R4 data byte into SRAM at R5 and update SRAM
address
   e_bdnz
               SDATACPYLOOP
                                       # Branch if more bytes to load from ROM
ROMCPYEND:
    #***************** Enable ME bit in MSR *******************
    mfmsr
           r6
    e or2i
           r6, 0x1000
   mtmsr
           r6
    #************** Configure Stack ************************
```



```
r1, __SP_INIT@h
e lis
                                               # Initialize stack pointer r1 to
e_or2i r1, __SP_INIT@l
                                               # value in linker command file.
e_lis r13, _SDA_BASE_@h
e_or2i r13, _SDA_BASE_@l
                                               # Initialize r13 to sdata base
                                               # (provided by linker).
e lis
        r2, _SDA2_BASE_@h
                                               # Initialize r2 to sdata2 base
e or2i r2, SDA2 BASE @l
                                               # (provided by linker).
e stwu r0,-64(r1)
                                               # Terminate stack.
# Jump to Main
e bl main
```

A.2 main.c file

```
LICENSE:
  Copyright (c) 2014 Freescale Semiconductor
  Permission is hereby granted, free of charge, to any person
  obtaining a copy of this software and associated documentation
  files (the "Software"), to deal in the Software without
  restriction, including without limitation the rights to use,
  copy, modify, merge, publish, distribute, sublicense, and/or
  sell copies of the Software, and to permit persons to whom the
  Software is furnished to do so, subject to the following
  conditions:
  The above copyright notice and this permission notice
  shall be included in all copies or substantial portions
  of the Software.
  THIS SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
  OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  DEALINGS IN THE SOFTWARE.
* Composed By: Fraser, Jamaal
           : March 31, 2014
 Compiler
           : Green Hills Multi
* FILE NAME: main.c
* DESCRIPTION:
#include "project.h"
/***************************** Main *************************
int main(void)
    /* Peripheral ON in every run mode */
    MC ME.RUN PC[0].R = 0 \times 0000000FE;
    /* Enable all PBridge Masters for Reads, Writes, and Master Privilege Mode. */
```



Linker definition file

```
AIPS_0.MPRA.R = 0x70777700;
AIPS_1.MPRA.R = 0x70777700;
while (1);
```

A.3 Linker definition file

```
LICENSE:
   Copyright (c) 2014 Freescale Semiconductor
   Permission is hereby granted, free of charge, to any person
   obtaining a copy of this software and associated documentation
   files (the "Software"), to deal in the Software without
  restriction, including without limitation the rights to use,
  copy, modify, merge, publish, distribute, sublicense, and/or
   sell copies of the Software, and to permit persons to whom the
   Software is furnished to do so, subject to the following
   conditions:
   The above copyright notice and this permission notice
   shall be included in all copies or substantial portions
   of the Software.
  THIS SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
  HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
  WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
   DEALINGS IN THE SOFTWARE.
* Composed By: Fraser, Jamaal
            : March 31, 2014
* Dated
             : Green Hills Multi
 Compiler
 FILE NAME: flash z4Core.ld
 DESCRIPTION:
* /
DEFAULTS {
    // Define Boot Header area Size
    BOOTFLASH SIZE = 0x8
    // Define Boot Header area Base Address
    BOOTFLASH BASE ADDR = 0x01000000
    // Define Core Flash Allocation
    FLASH SIZE = 2M - BOOTFLASH SIZE
    // Define Core Flash Base Address
    FLASH_BASE_ADDR = BOOTFLASH_BASE_ADDR + BOOTFLASH_SIZE
    // Define Core SRAM Allocation
    SRAM_SIZE = 384K
    // Define SRAM Base Address
    SRAM BASE ADDR = 0x40000000
```



```
// Define Local SRAM Allocation
    LOCALSRAM SIZE = 64K
    // Define SRAM Base Address
    LOCALSRAM BASE ADDR = 0x50800000
    // Define Stack Size - located at end of SRAM
    STACK SIZE = 1K
}
/*---- DO NOT MODIFY ANYTHING BELOW THIS POINT -----*/
MEMORY {
    flash rcw : org = BOOTFLASH BASE ADDR, len = BOOTFLASH SIZE
                                         len = FLASH_SIZE
len = SRAM_SIZE-STACK_SIZE-16
    int flash : org = FLASH BASE ADDR,
    int sram : org = SRAM BASE ADDR,
    stack ram : org = LOCALSRAM BASE ADDR len = STACK SIZE
SECTIONS
                                         : {} > flash rcw
    .rcw
                                         : {} > int flash
                                                                              /* ISR Vector
    .isrvectbl ALIGN(0x1000)
Table - must be 4K aligned */
    .xptn vectors ALIGN(0x1000)
                                                                              /* Exception
                                         : {} > .
Vector Table (IVPR) - align 4K boundary */
    .init
                                                                              /* BookE Code
    .text
*/
    .vletext
                                         : {} > .
                                                                              /* VLE Code
*/
                                                                              /* Required
    .fixaddr
    .fixtype
                                                                              /* compatibility
with */
                                         : {} > .
    .secinfo
                                                                              /* GHS provided
startup */
                                         : {} > .
   .syscall
    .IVOR4_HWvectors ALIGN(0x1000)
                                                                              /* IVOR4 HW
                                         : {} > .
Vector Table (IVPR) - align 4K boundary */
                                         : {*(.rdata) *(.rodata)} > .
                                                                              /* Read Only
    .rodata
Data */
    .ROM.data ROM(.data)
                                         : {} > .
                                                                              /* Store
Initialized RAM Variables */
    .ROM.sdata ROM(.sdata)
                                         : {} > .
                                                                              /* temporarily
in Flash
                    * /
                                         : {} > int sram
                                                                              /* Initialized
    .data
                    */
Data
                                         : {} > .
                                                                              /* Uninitialized
   .bss
Data
    .sdabase ALIGN (2)
                                         : {} > .
                                                                              /* Base location
for SDA Area
    .sdata
                                         : {} > .
                                                                              /* Small
Initialized Data (Area1) */
                                         : {} > .
                                                                              /* Small
    .sbss
Uninitialized Data (Area1)*/
                                         : {} > .
    .sdata2
                                                                              /* Small
Initialized Constant Data */
                                         : {} > .
                                                                              /* Small
    .sbss2
Uninitialized Data (Area2)*/
```



```
ALIGN(16) PAD(1K)
                                       : {} > int_sram
: {} > stack_ram
    .heap
                                                                            /* Heap Area */
    .stack ALIGN(4) PAD(STACK_SIZE)
                                                                            /* Stack Area */
  Example of allocating section at absolute address
/*
   .my_section 0x40001000 :{} > int_flash
                                                             */
^{'}/* Linker uses "0x40001000" address, rather than "int flash" ^{*}/
/*-----*/
/*----- LABELS USED IN CODE -----*/
/* Stack Address Parameters */
__SP_INIT
          = ADDR(stack_ram) + SIZEOF(stack_ram);
/* Interrupt Handler Parameters */
__IVPR = ADDR(.xptn_vectors);
/st Labels for Copying Initialized Data from Flash to RAM st/
 _DATA_SRAM_ADDR = ADDR(.data);
 SDATA SRAM ADDR = ADDR(.sdata);
 DATA SIZE = SIZEOF(.data);
 __SDATA_SIZE = SIZEOF(.sdata);
 DATA ROM ADDR = ADDR(.ROM.data);
 SDATA ROM ADDR = ADDR(.ROM.sdata);
/* Labels Used for Initializing SRAM ECC */
 SRAM SIZE=SRAM SIZE;
 SRAM BASE ADDR = SRAM BASE ADDR;
 LOCAL SRAM SIZE=LOCALSRAM SIZE;
 LOCAL SRAM BASE ADDR =LOCALSRAM BASE ADDR;
/* These special symbols mark the bounds of RAM and ROM memory. */
/* They are used by the MULTI debugger.
    __ghs_ramstart = MEMADDR(int_sram);
     _ghs_ramend = MEMENDADDR(int_sram);
ghs_romstart = MEMADDR(int_flash);
    \_ghs_romend = MEMENDADDR(\overline{i}nt flash);
    __ghs_rambootcodestart = 0;
                                         /* zero for ROM image */
    __ghs_rambootcodeend = 0;
                                         /* zero for ROM image */
     ghs rombootcodestart = MEMADDR(int flash);
    __ghs_rombootcodeend = MEMENDADDR(int_flash);
}
```





How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, Freescale logo, SafeAssure, SafeAssure logo, and Qorivva are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. MagniV is trademark of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

