RHODES UNIVERSITY DEPARTMENT OF PHYSICS AND ELECTRONICS EXAMINATION: June 2014

Physics / Electronics Honours - Computer Interfacing Paper 1

Examiner: Mr A Sullivan MARKS: 200

DURATION: 2 HOURS

This paper consists of 1 section:

Computer Interfacing

(2 hours, 200 Marks)

Answer ALL 14 questions. Pages are numbered 1 to 14, ensure that you have all 14 pages. Free Information consists of an instruction set summary, a register summary, a pin out and summary for the ATMega16 on pages 8 - 14.

Physics / Electronics Honours, June 2014, Computer Interfacing	
QUESTION 1	
The ATMega16 has 3 different memories. Discuss the differences between these, in terms of what their functions are, how they are accessed and any other differences that affect their use.	(18)
QUESTION 2	
A fellow student has decided to try and be clever. They have decided that to reset their application they will perform a JMP 0x00, a jump to the reset interrupt vector. Their project is not performing as it should (i.e. as before their software reset). What are the possible causes of this and how could they be remedied?	(18)
QUESTION 3	
There are three different jump instructions that can be used in the assembly language that we used on the ATMega16. Outline the differences between them as well as situations where each could be needed.	(18)
QUESTION 4	
Consider the stack pointer in the Atmel Mega16.	
(a) What is the purpose of the stack pointer?	
	(6)
(b) Discuss the actual value contained in the stack pointer before, during and after a procedure call or interrupt routine.	(12)
(c) Why is it usefull to know the maximum amount of data that your program will push onto the stack?	(6)
(d) How can you limit the maximum size of the stack. Discuss this with reference to	、 /
coding style.	(12)
QUESTION 5	
Each IO port has three registers that control how it operates as a general IO port. What are these and what function does each serve?	(12)
QUESTION 6	
The onboard ADC is being used to sample an incoming signal. It is found that the digital values obtained are being tainted by noise. What ways are there of solving this noise problem in software without filtering the samples.?	(12)
QUESTION 7	
What are the advantages and disadvantages of using the hardware output OC0 for PWM using Timer0 versus performing the same functions using software? How do these change when using Timer2?	(12)

(12)

QUESTION 8

Consider the situation where INT0 is set to activate on a rising edge and the voltage on the corresponding pin is about to meet this condition. (Assume global interrupts enabled.) Outline the sequence of events in terms of changes to registers that the microcontroller performs, before and after the interrupt service routine code is executed. Include the effects of the RJMP instruction that would be situated in the interrupt vector according to the standard conventions.

(20)

QUESTION 9

Suppose that the application that you are writing code for requires a periodic housekeeping task that should be performed. Discuss the possible choices of timer interrupts to trigger this task based on whether the periodic task is time critical or merely a support function that is not time critical and what possible side effects these choices could have.

(12)

QUESTION 10

The following questions refer to the code extract below.

```
.include "m16def.inc"
. def COUNTER=R29
. def TMP1=R16
.def TMP2=R31
.def TMP3=R30
.cseg
.org $000
                         : locate code at address $000
rjmp START
                         ; Jump to the START Label
.org INT0addr
rjmp ISR0
.org INT1addr
rjmp ISR1
.org $02A
                         ; locate code past the interupt vectors
FUNCTION1:
                          ; Function to implement a slight delay
        ser TMP1
                                  ; TMP1=0xff
Del1_F: ser TMP2
                                  ; TMP2=0xff
Del2_F: dec TMP2
                 brne Del2_F
                 dec TMP1
                 brne Del1_F
                 ret
.MACRO MACRO1
                  ; Macro to implement a slight delay.
        ser TMP1
                                  ; TMP1=0xff
Del1:
        ser TMP2
                                  ; TMP2=0xff
Del2:
        dec TMP2
                 brne Del2
                 dec TMP1
                 brne Del1
         .ENDMACRO
START:
        ldi TMP1, LOW(RAMEND)
                                  ; initialise the stack pointer
        out SPL, TMP1
```

```
ldi TMP1, HIGH(RAMEND)
        out SPH, TMP1
        ; Initialise interrupts
        CLR TMP1;
        OUT DDRD, TMP1 ; ensure that portdis an input
        SBI PORTD, 2
                                ; enable pull-ups on int0
                                ; enable pull-ups on int1
        SBI PORTD, 3
        LDI TMP1, 0x0e; int0 falling, int1 rising
                MCUCR, TMP1
        OUT
        LDI TMP1, 0xc0
        OUT GICR, TMP1
        ; Initialse output ports
        SER TMP1
        OUT DDRB, TMP1
        OUT DDRC, TMP1
        SEI
MAIN_LOOP:
        SER TMP3
        OUT PORTB, TMP3
        CALL FUNCTION1
        CLR TMP3
        OUT PORTB, TMP3
        MACRO1
        RJMP MAIN_LOOP
; Service routine for interrupt 0
ISR0:
        PUSH TMP1
        IN TMP1, PINA
        CPI TMP1, 26
        BRSH OUT_ERROR
        LDI ZL, LOW(2*constants); low address byte of the array constants
        LDI ZH, high(2*constants); high address byte of the array constants
        CLR tmp2
        ADD ZL, tmp1
        ADC ZH, tmp2
        LPM TMP1, Z
        OUT PORTB, TMP1
        POP TMP1
        RETI
OUT_ERROR:
        LDI TMP1, 0x00
        OUT PORTB, TMP1
        POP TMP1
        RETI
; Service routine for interrupt 1
ISR1:
        PUSH tmp1
        INC COUNTER
        OUT PORTC, COUNTER
        CLR tmp1
        OUT GIFR, tmp1 ; clear interrupt flags
        MACRO1
        CALL FUNCTION1
        POP tmp1
```

Physics / Electronics Honours, June 2014, Computer Interfacing

```
RETI

. org 0xf00
constants: .DB 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z'
```

(a) Consider the procedure call to FUNCTION1 and the macro MACRO1, both perform the same operations. What is the difference in terms of execution time and code size that each would have on the running code. (Consider execution time in terms of instruction cycles and code size in terms of bytes used in program memory.) Also outline what other possible effects each could have.

(12)

(b) What effect could the interrupt service routine ISR0 have on the code executed in the main program loop?

(9)

(c) How should ISR0 be altered to no longer produce undesired effects in the main program loop? Rewite the code for ISR0 as your answer along with an explanation of what you did.

(12)

(d) ISR1 is triggered by an external interrupt, the operation of the code indicates switch bounce despite the fact that there is a delay and the interrupt flag is cleared. What is the problem with the code? Rewite the code for ISR1 as your answer along with an explanation of what you did and why you did it.

(9)

Free Information

ATmega16(L)

Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	1	T	Н	S	V	N	Z	С	9
\$3E (\$5E)	SPH	-	-	-	-	_	SP10	SP9	SP8	12
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
\$3C (\$5C)	OCR0		0 Output Compa							85
\$3B (\$5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	48, 69
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	_	_	_	_	70
\$39 (\$59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	85, 115, 133
\$38 (\$58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	86, 115, 133
\$37 (\$57)	SPMCR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	250
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE	180
\$35 (\$55)	MCUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	32, 68
\$34 (\$54)	MCUCSR	JTD	ISC2	_	JTRF	WDRF	BORF	EXTRF	PORF	41, 69, 231
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	83
\$32 (\$52)	TCNT0	Timer/Counter								85
	OSCCAL		bration Register							30
\$31 ⁽¹⁾ (\$51) ⁽¹⁾	OCDR	On-Chip Debu								227
\$30 (\$50)	SFIOR	ADTS2	ADTS1	ADTS0	_	ACME	PUD	PSR2	PSR10	57,88,134,201,221
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	110
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	113
\$2D (\$4D)	TCNT1H		1 – Counter Regi	ster High Ryte			- 55.2	55		114
\$2C (\$4C)	TCNT1L		1 – Counter Regi							114
\$2B (\$4B)	OCR1AH			are Register A Hi	igh Ryte					114
\$2B (\$4B)	OCR1AL			are Register A Lo						114
\$29 (\$49)	OCR1BH			are Register B Hi						114
				are Register B Lo	-					
\$28 (\$48) \$27 (\$47)	OCR1BL ICR1H			Register High By						114 114
\$26 (\$46) \$25 (\$45)	ICR1L TCCR2	FOC2	WGM20	Register Low By COM21	COM20	WGM21	CS22	CS21	CS20	114 128
1 - (1 - /				COM21	COM20	WGWZI	US22	US21	US20	130
\$24 (\$44)	TCNT2	Timer/Counter		Devietes						
\$23 (\$43)	OCR2	i imer/Counter	2 Output Compa	re Register		400	TONOLID	CODOLID	TODOUD	130
\$22 (\$42)	ASSR	-		-	- WIDTOF	AS2	TCN2UB	OCR2UB	TCR2UB	131
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	43
\$20 ⁽²⁾ (\$40) ⁽²⁾	UBRRH	URSEL	-	-	-	LIODO		R[11:8]	HODOL	167
04E (00E)	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	166
\$1F (\$3F)	EEARH	-		-	_	_	_	_	EEAR8	19
\$1E (\$3E)	EEARL		ress Register Lov	w Byte						19
\$1D (\$3D)	EEDR	EEPROM Data	a Register			FEDIE	FFNNAF	FEME	FEDE	19
\$1C (\$3C)	EECR	PODTA7	PODTAG	PODTAF	PODTA4	EERIE	EEMWE	EEWE	EERE	19
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	66
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	66
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	66
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	66
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	66
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	66
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	67
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	67
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	67
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	67
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	67
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	67
\$0F (\$2F)	SPDR	SPI Data Reg								142
\$0E (\$2E)	SPSR	SPIF	WCOL			_		_	SPI2X	142
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	140
\$0C (\$2C)	UDR	USART I/O D					_			163
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	164
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	165
\$09 (\$29)	UBRRL		Rate Register Lo			1		1		167
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	202
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	217
- , , , , ,		ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	219
\$06 (\$26)	ADCSRA			ADC Data Register High Byte						
\$05 (\$25)	ADCH	ADC Data Reg	gister High Byte							220
\$05 (\$25) \$04 (\$24)	ADCH ADCL	ADC Data Reg	gister High Byte gister Low Byte							220
\$05 (\$25)	ADCH	ADC Data Reg	gister High Byte	Register TWA4	TWA3	TWA2	TWA1	TWAN	TWGCE	



331



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	181
\$00 (\$20) TWBR Two-wire Serial Interface Bit Rate Register						180				

- Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
 - 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 - 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

ATmega16(L)

■ ATmega16(L)

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S	<u> </u>		II.
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	Rd ← Rd • (\$FF - K)	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU FMULSU	Rd, Rr Rd, Rr	Fractional Multiply Signed	R1:R0 \leftarrow (Rd x Rr) $<<$ 1 R1:R0 \leftarrow (Rd x Rr) $<<$ 1	Z,C Z,C	2
BRANCH INSTRUC		Fractional Multiply Signed with Unsigned	R1:R0 ← (R0 x Rr) << 1	2,0	2
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	K	Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL	K	Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET	K	Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1 / 2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if $(H = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	if $(T = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2



333



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
DATA TRANSFER	INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD LD	Rd, Z+ Rd, -Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None None	2
LDD	Rd, Z+q				2
LDS	Rd, Z+q	Load Indirect with Displacement Load Direct from SRAM	$Rd \leftarrow (Z + q)$ $Rd \leftarrow (k)$	None None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Fil}$ $(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	Y ← Y - 1, (Y) ← Rr	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST	INSTRUCTIONS		r	1	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C, Rd(n+1)\leftarrow Rd(n), C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None SPEC(e)	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR BST	s Rr, b	Flag Clear Bit Store from Register to T	$SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$	SREG(s)	1
BLD	Rd, b	Bit load from T to Register	$T \leftarrow Rr(D)$ $Rd(D) \leftarrow T$	None	1
SEC	110, 0	Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	i	1
SES		Set Signed Test Flag	S←1	s	1
CLS		Clear Signed Test Flag	\$←0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T←1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH	1	Set Half Carry Flag in SREG	H ← 1	Н	1

334 ATmega16(L)

■ ATmega16(L)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL	INSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A




335



Pin Configurations

Figure 1. Pinout ATmega16

	PDIP		
(XCK/T0) PB0	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	40	PA0 (ADC0) PA1 (ADC1) PA2 (ADC2) PA3 (ADC3) PA4 (ADC4) PA5 (ADC5) PA6 (ADC6) PA7 (ADC7) AREF GND AVCC PC6 (TOSC1) PC5 (TDI) PC5 (TDI) PC4 (TDO) PC3 (TMS) PC2 (TCK) PC1 (SDA) PC0 (SCL) PD7 (OC2)
ı			



Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

2 ATmega16(L)

Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- · High Endurance Non-volatile Memory segments
 - 16K Bytes of In-System Self-programmable Flash program memory
 - 512 Bytes EEPROM
 - 1K Byte Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C1
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- · JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
- Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
 - 2.7 5.5V for ATmega16L
 - 4.5 5.5V for ATmega16
- Speed Grades
 - 0 8 MHz for ATmega16L
 - 0 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: $< 1 \mu A$



8-bit AVR®
Microcontroller
with 16K Bytes
In-System
Programmable
Flash

ATmega16 ATmega16L

Note: Not recommended for new designs.

