


FEATURES OF 8086 MICROPROCESSOR

- 16 bit microprocessor(data), 40 pin ,DIP(Dual in line package
- 20 address lines i.e 2^20=1MB memory addressed.
- 1MB =1000KB(decimal)
- 1MB=1024KB(Binary)
- No. of address lines =n
- No. of addresses = N
- \circ N=2 n
- Uses the concept of **segmented memory**. **8086 able to address a memory capacity of 1** megabyte and it is byte organized. This 1 megabyte memory is divided into 16 logical segments. Each segmentcontains 64 kbytes of memory.
- Arithmetic operation on 8 bit or 16 bit signed or unsigned data including multiplication and division.
- Operate in single processor or multiprocessor(8087)
- It has multiplexed address and data bus AD0-AD15 & A16-A19
- It requires single phase clock with 33% duty cycle to provide internal timing.
- Prefetches up to 6 instruction bytes from memory and queues them in order to speed up the processing.
- 8086 supports 2 modes of operation
 - a. Minimum mode(single processor)
 - b. Maximum mode.(multiple processors)



• 1s –Time period

• Logic 1 -.33s


o Logic -.67s

• Duty cycle=Ton(Logic 1)/Total TP


64kb
64kb


MEMORY SIZE


$2^{1} \rightarrow 2B$ $2^{2} \rightarrow 4B$	2 ¹⁰ - 1024B -> 1Kb 2 ²⁰ - 1 Mega Byte -> 1MB 2 ³⁰ - 1 Orega " -> 1CaB
$2^{3} \rightarrow 8B$ $2^{4} \rightarrow 16B$	240_17eta" -) 17E
$2^{5} \rightarrow 32B$ $2^{6} \rightarrow 64B$	
$2^{8} \rightarrow 256B$	
29-7512B	- Law



INTEL 8086 - Pin Diagram







AD0

NMI

INTR

GND

CLK

16

17

18

19

20

Address Latch Enable:

MIN MODE

(ALE)

(INTA)

25 🗆

23

24

22

21

QS0

QS1

TEST

READY

RESET

MAX MODE

> When high, multiplexed address/data bus contains address information.




MAX MIN MODE

Non - maskable interrupt(which cannot be ignored)

positive edge triggered input


Interrupt request(high


leveltriggered, maskable interrupt request signal)



Interrupt acknowledge

(Low active output in response to INTR)





Direct Memory Access

Hold(Active high i/p signal From DMA controller to processor for control on system buses)

Hold acknowledge(signal by the processor to the bus master requesting the control of the bus through HOLD.


Acknowledge is asserted high, when the processor accepts HOLD.)

S6: Logic 0.


S5: Indicates condition of IF flag bits.

S4-S3: Indicate which segment is accessed during current bus cycle:


S4	S3	Function
0	0	Extra segment
0	1	Stack segment
1	0	Code or no segment
1	1	Data segment



ВНЕ	A_0	Indication
0	0	Whole word
0	1	Upper byte from or to odd address
1	0	Lower byte from or to even address
1	1	None



INTEL 8086 - PIN DETAILS




TEST(Pin No. 23)

- -This i/p is examined by 8086 wait instruction
- -If TEST i/p → low -→ execution continued --→ if not then processor enter /wait in idle state

Ready (pin no-22)


- -When high--→ carry out it normal operation
- -When low -→ freezes it's bus & enters a wait state



Maximum Mode Pins

Minimum Mode-Pin Details GND | VCC 40 M Read Signal AD14 [39 AD15 The signal is used for read operation. It is an output AD13 A16/S3 38 signal. It is active when low AD12 37 A17/S4 A18/S5 AD11 36 A19/S6 AD10 35 Write Signal (asserted low Whenever processor BHE/S7 34 AD9 8086 writes data to memory or I/O port) MN/MX AD8 33 🖂 CPU RD AD7 32 M/10 AD6 31 (HOLD) Used to differentiate memory access and I/O 10 access. For memory reference instructions, it is AD5 30 (HLDA) 11 high. For IN and OUT instructions, it is low. (WR) AD4 29 12 AD3 28 (M/IO 13 (DT/R) Data Transmit/ Receive) Output signal from the AD2 27 DT/R processor to control the direction of data flow (DEN) AD1 15 26 through the data transceivers High-data transmission, low-receiving data AD0 16 25 (ALE) NMI [24 (INTA) 17 (Data Enable) Output signal from the processor used a TEST DEN INTR [18 23 out put enable for the transceivers. READY CLK I 22 It informs the transceivers that the processor is ready to send or receive data.) RESET GND 20


Maximum Mode - Pin Details




Status signals; used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown.

Status Signal		nal	Machine Cuelo
\overline{S}_2	$\overline{\mathbf{S}}_{1}$	\overline{S}_0	Machine Cycle
0	0	0	Interrupt acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O port
0	1	1	Halt
1	0	0	Code access
1	0	1.	Read memory
1	1	0	Write memory
1	1	1	Passive/Inactive

7



Maximum Mode - Pin Details



 $\overline{QS_0}$, $\overline{QS_1}$

(Queue Status) The processor provides the state of queue in these lines.

The queue status can be used by external device track the internal status of the queue in 8086.

The output on QS₀ and QS₁ can be interpreted shown in the table.

Queue status		
QS_1	QS_0	Queue operation
0	0	No operation
0	1	First byte of an opcode from queue
1	0	Empty the queue
1	1	Subsequent byte from queue