

Digital Logic Design

* Code Converter

BCD to 7 segment

| A | B | C | D | a | b | c | d | e | f | g |
|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

for a

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | $C\bar{D}$ | CD |
|------------------|------------------|-----------------|-----------------|-----------------|
| $\bar{A}\bar{B}$ | 1 ⁰ | | 1 ³ | 1 ² |
| $\bar{A}B$ | | 1 ⁵ | 1 ⁷ | 1 ⁶ |
| $A\bar{B}$ | X ¹² | X ¹³ | X ¹⁵ | X ¹⁴ |
| AB | 1 ⁸ | 1 ⁹ | X ¹¹ | X ¹⁰ |

$$a = C + A + BD + \bar{B} \cdot \bar{D}$$

similarly for b

$$b = \bar{B} + \bar{C} \cdot \bar{D} + C \cdot D$$

for c

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | $C\bar{D}$ | CD |
|------------------|------------------|-----------------|-----------------|-----------------|
| $\bar{A}\bar{B}$ | 1 ⁰ | 1 ¹ | 1 ³ | 1 ² |
| $\bar{A}B$ | 1 ⁴ | 1 ⁵ | 1 ⁷ | 1 ⁶ |
| $A\bar{B}$ | X ¹² | X ¹³ | X ¹⁵ | X ¹⁴ |
| AB | 1 ⁸ | 1 ⁹ | 1 ¹⁰ | 1 ¹¹ |

$$c = \bar{C} + D + A + \bar{A}BC$$


Good Write

Similarly
d =


$$e = CD + \bar{B}D$$

BCB to excess 3.

| A | B | C | D | X ₃ | X ₂ | X ₁ | X ₀ |
|---|---|---|---|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |




$$X_3 = BCD + BC + BA$$



Good Write

NOTE for NAND implementation use SOP
NOR implementation use POS.

* Carry Look Ahead Adder



This is FA.

In Ripple adder, there was a lot of delay, hence we need this.

- There are 2 important things:-
- 1) Carry Propagate (P_n)
 - 2) Carry generate (G_n).

Now

$$A_3 \quad A_2 \quad A_1 \quad A_0$$

$$- \quad B_3 \quad B_2 \quad B_1 \quad B_0$$

$$C_0 = C_{in}$$

$$C_1 = P_0 C_0 + G_0$$

$$\Rightarrow C_2 = P_1 C_1 + G_1 \Rightarrow C_2 = G_1 + P_1 (P_0 C_0 + G_0)$$

$$\Rightarrow C_3 = C_2 P_2 + G_2 \Rightarrow C_3 = G_2 + P_2 (P_1 (P_0 C_0 + G_0) + G_1)$$


Hence we can find carry using just inputs.

$$\Rightarrow C_n = G_n + P_n C_{n-1} + P_n G_{n-1} + P_n P_{n-1} C_{n-2} + P_n P_{n-1} G_{n-2} + \dots + P_n P_{n-1} P_{n-2} \dots P_2 G_2 + P_n P_{n-1} P_{n-2} \dots P_2 P_1 G_1 + P_n P_{n-1} P_{n-2} \dots P_2 P_1 P_0 C_0$$



Good Write

Sequential Circuit

* Notes





1 gets stored in the circuit
Newly element




| S | R | Q_{n+1} | Q_n |
|---|---|-----------|-------|
| 0 | 0 | Q_n | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | Invalid | 0 |

assuming $Q_n = 1$




Case




| S | R | Q_{n+1} | Q_n |
|---|---|-----------|-------|
| 0 | 0 | Invalid | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | Invalid | 0 |

Level Triggering & Edge Triggering




Level Triggering

when clock is high, input is collected in output accordingly.
when clock is negative, its previous state is retain



⇒ Positive edge triggering




Check input only at +ve edge.

Similarly in -ve edge, check at -ve edge.

* Flip Flops

- latches are level triggered while flip flops are edge triggered
- latches change every time input changes, flip flops change only once.



| clk | S | R | Q _{n+1} |
|-----|---|---|------------------|
| 0 | x | x | x |
| 1 | 0 | 0 | Q _n |
| 1 | 0 | 1 | 0 (Reset) |
| 1 | 1 | 0 | 1 (Set) |
| 1 | 1 | 1 | Invalid |

* Programmable Logic Device

made of AND & OR gates.

PROG
Prog. Read only Memory

P A L
Prog. Array Logic
P L A


Prog. Array Logic

PROG. (Prog. Read only Memory)

AND → fixed

OR array = prog. input

eg 4 x 3 PROG input k = 2 3 OR gate.




X ⇒ F_{used}.

$$F = A \oplus B = m_1 \oplus m_2$$

$$F_2 = A \oplus B = m_0 + m_3$$

Q.) Design FA by 3x8 PROM.
3 input 4 OR gate



$$S = A \oplus B \oplus C$$

$$= \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC$$

$$= 1, 2, 4, 7.$$

$$\text{Carry} = 3, 5, 6, 7.$$

FUSE Diagram

