



16 BIT MICROPROCESSOR 8086

□ MICROPROCESSORS:

- FETCH
- DECODES
- EXECUTES

□ MICROPROCESSORS

- PROGRAMMABLE
- MULTIPORPOSE
- CLOCK DRIVEN
- REGISTER BASED




FEATURES OF 8086 MICROPROCESSOR


- 16 bit microprocessor(data),
- 40 pin ,DIP(Dual in line package)
- 20 bit address lines i.e $2^{20}=1\text{MB}$ memory addressed.

$$2^{10}=1024=1\text{K} \Rightarrow 2^{20}=1024 \times 1024=1\text{MB}$$

- $1\text{MB}=1000\text{KB}(\text{decimal})$
- $1\text{MB}=1024\text{KB}(\text{Binary})$
- No. of address lines =n
- No. of addresses =N
- $N=2^n$



- Uses the concept of **segmented memory**. **8086** able to address a memory **capacity of 1 megabyte** and it is byte organized. This 1 megabyte memory is divided into 16 logical segments. Each segment contains 64 kbytes of memory.
- $2^{16} = 2^{10} \times 2^6 = 2^6 \text{KB} = 64\text{KB}$



- ❑ 8 BITS (BYTE), 16 BITS(WORD), 32 BIT(DOUBLE WORD) (indirectly)
- ❑ Arithmetic operation on 8 bit or 16 bit signed or unsigned data including multiplication and division.
- ❑ 8086 supports 2 modes of operation
 - a. Minimum mode(single processor)
 - b. Maximum mode.(multiple processors)

Operate in single processor or multiprocessor(8087)

- ❑ It has multiplexed address and data bus AD0-AD15 & A16-A19
- ❑ It requires single phase clock with 33% duty cycle to provide internal timing.
- ❑ Pre fetches up to 6 instruction bytes from memory and queues them in order to speed up the processing.



Addr(16)



Data(16)



1

0

2 to 1



ALE=
address
latch enable



- 1s –Time period
- Logic 1 -.33s
- Logic 0-.67s
- Duty cycle= $T_{\text{on}}(\text{Logic 1})/\text{Total TP}$

| 64kb |
|------|
| 64kb |
| |
| |
| |
| |
| |
| |
| |



MEMORY SIZE

$$2^1 \rightarrow 2B$$

$$2^2 \rightarrow 4B$$

$$2^3 \rightarrow 8B$$

$$2^4 \rightarrow 16B$$

$$2^5 \rightarrow 32B$$

$$2^6 \rightarrow 64B$$

$$2^7 \rightarrow 128B$$

$$2^8 \rightarrow 256B$$

$$2^9 \rightarrow 512B$$

$$2^{10} - 1024B \rightarrow 1Kb$$

$$2^{20} - 1 \text{ Mega Byte} \rightarrow 1MB$$

$$2^{30} - 1 \text{ Giga " } \rightarrow 1GB$$

$$2^{40} - 1 \text{ Tera " } \rightarrow 1TB$$

□ 3 memories:

- RAM (storing data, modify it)
- ROM (instructions)
- I/O (external memories)

□ BUSES:

- Bunch of wires

Address 20 bit

Data 16 bit

Control (status signals, flags)




Microprocessor

FUNCTIONAL BLOCKS

Computational Unit;
performs arithmetic and
logic operations

Various conditions of the
results are stored as
status bits called flags in
flag register

Internal storage of data




Generates control signals for
internal and external operations
of the microprocessor

Decodes instructions; sends
information to the timing and
control unit



INTEL 8086 - PIN DIAGRAM



INTEL 8086 - PIN DETAILS

MAX MODE { MIN MODE }

Power Supply

5V ± 10%

Ground


Reset

Registers, seg
regs, flags

If high for
minimum 4
clks

Clock

Duty cycle: 33%



INTEL 8086 - PIN DETAILS

MAX MODE { MIN MODE }


13

Address/Data Bus:

Contains address bits $A_{15}-A_0$ when ALE is 1 & data bits $D_{15}-D_0$ when ALE is 0.

Address Latch Enable:


When high, multiplexed address/data bus contains address information.



INTEL 8086 - PIN DETAILS

INTERRUPT

MAX MODE { MIN MODE }




Non - maskable interrupt(which cannot be ignored)
positive edge triggered input

Interrupt request(high level-triggered, maskable interrupt request signal)

Interrupt acknowledge
(Low active output in response to INTR)

INTEL 8086 - PIN DETAILS



Direct Memory Access

Hold(Active high i/p signal From DMA controller to processor for control on system buses)

Hold acknowledge(signal by the processor to the bus master requesting the control of the bus through HOLD.

Acknowledge is asserted high, when the processor accepts HOLD.)


INTEL 8086 - PIN DETAILS

S6: Logic 0.

S5: Indicates condition of IF flag bits.

S4-S3: Indicate which segment is accessed during current bus cycle:

| S4 | S3 | Function |
|----|----|--------------------|
| 0 | 0 | Extra segment |
| 0 | 1 | Stack segment |
| 1 | 0 | Code or no segment |
| 1 | 1 | Data segment |




Address/Status Bus

Address bits $A_{19} - A_{16}$ & Status bits $S_6 - S_3$

INTEL 8086 - PIN DETAILS

| \overline{BHE} | A_0 | Indication |
|------------------|-------|------------------------------------|
| 0 | 0 | Whole word |
| 0 | 1 | Upper byte from or to odd address |
| 1 | 0 | Lower byte from or to even address |
| 1 | 1 | None |




Bus High Enable/S7

Enables most significant data bits $D_{15} - D_8$ during read or write operation.

S_7 : Always 1.

INTEL 8086 - PIN DETAILS



TEST(Pin No. 23)


- This i/p is examined by 8086 wait instruction
- If TEST i/p ☐ low - ☐ execution continued -- ☐ if not then processor enter /wait in idle state

Ready (pin no-22)

- When high-- ☐ carry out it normal operation
- When low - ☐ freezes it's bus & enters a wait state

INTEL 8086 - PIN DETAILS

MAX MODE { MIN MODE }



Min/Max mode

Minimum Mode: +5V


Maximum Mode: 0V

Minimum Mode Pins

Maximum Mode Pins



MINIMUM MODE- PIN DETAILS



Read Signal

(The signal is used for read operation. It is an output signal. It is active when low)

Write Signal

(asserted low Whenever processor writes data to memory or I/O port)

$\text{M}/\overline{\text{IO}}$

Used to differentiate memory access and I/O access. For memory reference instructions, it is high. For IN and OUT instructions, it is low.


$\text{DT}/\overline{\text{R}}$

(Data Transmit/ Receive) Output signal from the processor to control the direction of data flow through the data transceivers
High-data transmission, low-receiving data

$\overline{\text{DEN}}$

(Data Enable) Output signal from the processor used as output enable for the transceivers.
It informs the transceivers that the processor is ready to send or receive data.)

MAXIMUM MODE - PIN DETAILS




$\overline{S_0}, \overline{S_1}, \overline{S_2}$

Status signals; used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown.

| Status Signal | | | Machine Cycle |
|------------------|------------------|------------------|-----------------------|
| $\overline{S_2}$ | $\overline{S_1}$ | $\overline{S_0}$ | |
| 0 | 0 | 0 | Interrupt acknowledge |
| 0 | 0 | 1 | Read I/O port |
| 0 | 1 | 0 | Write I/O port |
| 0 | 1 | 1 | Halt |
| 1 | 0 | 0 | Code access |
| 1 | 0 | 1 | Read memory |
| 1 | 1 | 0 | Write memory |
| 1 | 1 | 1 | Passive/Inactive |

N

DETAILS



DMA Request/Grant

$\overline{RQ}/\overline{GT_0}$,
 $\overline{RQ}/\overline{GT_1}$

(**Bus Request/ Bus Grant**) These requests are used by other local bus masters to force the processor to release the local bus at the end of processor's current bus cycle.

22

These pins are bidirectional.

The request on $\overline{GT_0}$ will have higher priority than $\overline{GT_1}$.


\overline{LOCK}

An output signal activated by the LOCK instruction.

Remains active until the completion of instruction prefixed by LOCK.

The 8086 output low on the \overline{LOCK} pin executing an instruction prefixed by LOCK prevent other bus masters from gaining control of the system bus.

MAXIMUM MODE - PIN DETAILS



$\overline{QS_0}, \overline{QS_1}$

(Queue Status) The processor provides the status of queue in these lines.

The queue status can be used by external device to track the internal status of the queue in 8086.

The output on QS_0 and QS_1 can be interpreted as shown in the table.

| Queue status | | Queue operation |
|--------------|--------|------------------------------------|
| QS_1 | QS_0 | |
| 0 | 0 | No operation |
| 0 | 1 | First byte of an opcode from queue |
| 1 | 0 | Empty the queue |
| 1 | 1 | Subsequent byte from queue |