


make


Kameswari Chebrolu

Compiling C/C++

- Popular : gcc (for C) and g++ (for C++)
 - Cc can refer to either, depends on system
- Source files: header files (.h, .hpp) and compilation units (.c, .cpp)
 - header file contains shared declarations
 - non-header files contains definitions and local (non-shared) declarations



Motivation Example




Without Makefile

- Scenario-1: Initial Compilation and Linking
 - `cc -o udp-test udp-test.c sockutil.c timeutil.c`
- Scenario-2: After modifying timeutil.c
 - `cc -o udp-test udp-test.c sockutil.c timeutil.c`

Compilation of `udp-test.c` and `sockutil.c` is unnecessary!

- Big projects have many files
- Makefile: simplifies project management
 - Minimum compilation when something is changed
 - Especially important for large projects, where compilation takes many minutes to hours
 - More error free compared to manual compiling
 - Help others build the project from source code easily
 - Gives a good overview of the project structure and dependencies

The Dependence DAG (Directed Acyclic Graph)



Makefile: a specification of the dependence DAG

Syntax

target: dependencies

command

command

command

- Target: mostly name of a file that is generated by a program
 - E.g. executable or object files
 - Phony Targets also there, will cover later
 - No target specified?
 - Will execute the first target defined in the Makefile
 - Often named “all” by convention.

- Dependencies: file names separated by spaces, need to exist before the commands for the target are run
 - target 'clean' does not have dependencies.
- Command: an action that needs to be carried out
 - Need to start with a tab character, not spaces (for some obscure reason)

Variables

- Variables are strings and assigned values via =
 - E.g. OBJ = udp-test.o sockutil.o timeutil.o
- Can reference variables using either `${}` or `$()`
 - `$(OBJ)`

Implicit Rules

- Implicit rules: do not have to provide too much detail
 - E.g. in C, compilation takes a .c file and makes a .o file
 - No need to specify the command
 - Make applies the implicit rule when it sees this combination of file name endings

Phony Target

- Phony target: name for some commands to be executed (not name of a file)
 - a target of “.PHONY” will prevent Make from confusing the phony target with a file name

Handling errors

- Add -k when running make to continue running even in the face of errors
 - Helpful if you want to see all the errors of Make at once
- Add a - before a command to suppress the error

Naming of Makefile

- make commands looks for a makefile
 - Tries the following names in order:
`GNUmakefile', `makefile' and `Makefile'
- Use a different name, use make -f

Advanced Make

Variable

#x = hello also works

x := hello

all:

echo \$(x)

echo \${x}

Bad practice, but works

echo \$x



`$@` is an automatic variable that contains the target name.

When there are multiple targets for a rule, the commands will be run for each target.

```
all: f1.o f2.o
```

```
f1.o f2.o:  
    echo $@
```

Equivalent to:

```
# f1.o:  
#   echo f1.o  
# f2.o:  
#   echo f2.o
```

$\$<$, $\$^{\wedge}$ and $\$?$

$\$<$: Represents the first prerequisite (dependency) of the rule.

$\$^{\wedge}$: Represents all prerequisites (dependencies) of the rule

$\$?$: Outputs all prerequisites newer than the target

\$? And \$^ and \$<

hey: one two

Outputs "hey", since this is the target name

@echo \$@

Outputs the first prerequisite using \$< (it will print "one")

@echo "The first prerequisite is: \$<"

Outputs all prerequisites newer than the target

@echo \$?

Outputs all prerequisites

@echo \$^

@touch hey

one:

@touch one

two:

@touch two

clean:

rm -f hey one two

Command Substitution

`$()`: variable substitution

`$$()`: command substitution to execute shell commands

date:

`@echo $$ (date)`

Wildcard: *

- * searches your filesystem for matching filenames
- Good practice to wrap it in the wildcard function (Make function)
- # Print out file information about every .c file
print: \$(wildcard *.c)
ls -la \$?

Wildcard %: Static Pattern Rule

Helps write less in a Makefile

```
Targets... : target-pattern: prereq-patterns ...  
            commands
```

objects = foo.o bar.o all.o

all: \$(objects)

These files compile via implicit rules

Syntax - targets ...: target-pattern: prereq-patterns ...

In the case of the first target, foo.o, the target-pattern matches foo.o and sets the "stem" to be "foo".

It then replaces the '%' in prereq-patterns with that stem

\$(objects): %.o: %.c

#Same as

#foo.o: foo.c

#bar.o: bar.c

#all.o: all.c

all.c:

echo "int main() { return 0; }" > all.c

%.c:

touch \$@

clean:

rm -f *.c *.o all

Simplified Pattern Rule

Define a pattern rule that compiles every .c file into a .o file

`%.o : %.c`

`$(CC) -c $(CFLAGS) $(CPPFLAGS) $< -o $@`

(Pattern rules contain a '%' in the target. This '%' matches any nonempty string, and the other characters match themselves. '%' in a prerequisite of a pattern rule stands for the same stem that was matched by the '%' in the target)

Another example:

Define a pattern rule that has no pattern in the prerequisites.

This just creates empty .c files when needed.

`%.c:`

`touch $@`

Complex make

#Define compiler

CXX := g++

Define compiler flags

CXXFLAGS := -Wall -Wextra -std=c++11

Define source files

SRCS := main.cpp foo.cpp bar.cpp

Define object files

OBJS := \$(SRCS:.cpp=.o)

Define executable

TARGET := myprogram

Default target

all: \$(TARGET)

Rule to compile object files

%.o: %.cpp

\$(CXX) \$(CXXFLAGS) -c \$< -o \$@

Rule to link object files into executable

\$(TARGET): \$(OBJS)

\$(CXX) \$(CXXFLAGS) \$^ -o \$@

Clean target

clean:

rm -f \$(OBJS) \$(TARGET)

Cmake (not in syllabus)

- Makefile helps in some automation. Can we do better?
 - Can we have a tool that writes makefiles itself ?
 - Also, in the process make it compiler independent
 - C++ needs different compilers (and options) for different platforms
- CMake: open-source, cross-platform family of tools designed to build, test and package software
 - Supports compiler independent configuration files and generate native makefiles

References

<https://makefiletutorial.com/#getting-started>

<https://makefiletutorial.com/> (more details)

<https://www.gnu.org/software/make/manual/make.html> (in depth)