CMP N 301 Spring 2019



Architecture Project

Objective

To design and implement a <u>2-issue</u> 5-stage pipelined processor, von Neumann or Harvard. The design should conform to the ISA specification described in the following sections.

Introduction

The processor in this project has a RISC-like instruction set architecture. There are eight 2-byte general purpose registers; R_0 , till R7. Another two general purpose registers, One works as program counter (PC). And the other, works as a stack pointer (SP); and hence; points to the top of the stack. The initial value of SP is 1048575 (2^20-1). The memory address space is 1 Mb of 16-bit width and is word addressable. (N.B. word = 2-bytes, in Case of Harvard each one is 1 Mb)

When an interrupt occurs, the processor finishes the currently fetched instructions (instructions that have already entered the pipeline), then the address of the next instruction (in PC) is saved on top of the stack, and PC is loaded from address 1 of the memory. To return from an interrupt, an RTI instruction loads PC from the top of stack, and the flow of the program resumes from the instruction after the interrupted instruction. **Take care of corner cases like Branching.**

ISA Specifications

A) Registers

R[0:7]<15:0> ; Eight 16-bit general purpose registers

PC<31:0>; 32-bit program counter SP<31:0>; 32-bit stack pointer

CCR<3:0> ; condition code register

Z<0>:=CCR<0>; zero flag, change after arithmetic, logical, or shift operations N<0>:=CCR<1>; negative flag, change after arithmetic, logical, or shift operations

C<0>:=CCR<2>; carry flag, change after arithmetic or shift operations.

B) Input-Output

IN.PORT<15:0> ; 16-bit data input port OUT.PORT<15:0> ; 16-bit data output port

INTR.IN<0>; a single, non-maskable interrupt

RESET.IN<0>; reset signal

Rsrc ; 1st operand register

Rdst ; 2nd operand register and result register field

Imm ; Immediate Value

Take Care that Some instructions will Occupy more than one memory location

Mnemonic	Function	Grade
	One Operand	
NOP	$PC \leftarrow PC + 1$	
SETC	C ←1	
CLRC	C ←0	
CLIC	NOT value stored in register Rdst	
	$R[Rdst] \leftarrow 1$'s Complement($R[Rdst]$);	
NOT Rdst	If (1's Complement(R[Rdst]) = 0): $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If (1's Complement(R[Rdst]) < 0): N \leftarrow 1; else: N \leftarrow 0	
	Increment value stored in Rdst	
	R[Rdst] \leftarrow R[Rdst] + 1;	4 Marks
INC Rdst	If $((R[Rdst] + 1) = 0)$: $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If $((R[Rdst]+1) < 0)$: N \leftarrow 1; else: N \leftarrow 0	
	Decrement value stored in Rdst	
	R[Rdst] \leftarrow R[Rdst] – 1;	
DEC Rdst	If $((R[Rdst]-1)=0)$: $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If $((R[Rdst]-1)<0)$: $Z \leftarrow 1$, cisc. $Z \leftarrow 0$, If $((R[Rdst]-1)<0)$: $N \leftarrow 1$; else: $N \leftarrow 0$	
OUT Rdst	$OUT.PORT \leftarrow R[Rdst]$	
IN Rdst		
IN Kust	R[Rdst] ←IN.PORT	
MOV Para Polat	Two Operands Move value from register Rsrc to register Rdst	
MOV Rsrc, Rdst	Add the values stored in registers Rsrc, Rdst	
	and store the result in Rdst	
ADD Rsrc, Rdst	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
	Subtract the values stored in registers Rsrc, Rdst	
SUB Rsrc, Rdst	and store the result in Rdst	
SOD KSIC, Kust	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
	AND the values stored in registers Rsrc, Rdst	2.5 Maulia
AND Rsrc, Rdst	and store the result in Rdst	3.5 Marks
,	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$; If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
	OR the values stored in registers Rsrc, Rdst	
	and store the result in Rdst	
OR Rsrc, Rdst	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
SHL Rsrc, Imm	Shift left Rsrc by #Imm bits and store result in same register	
STIL KSIC, IIIIII	Don't forget to update carry	
SHR Rsrc, Imm	Shift right Rsrc by #Imm bits and store result in same register	
, iiiiii	Don't forget to update carry	
DIIGII 5 1	Memory Operations	
PUSH Rdst	$X[SP-] \leftarrow R[Rdst];$	3 Marks
POP Rdst	$R[Rdst] \leftarrow X[++SP];$	

LDM Rdst, Imm	Load immediate value (15 bit) to register Rdst $R[Rdst] \leftarrow Imm < 15:0 >$	
LDD Rsrc, Rdst	Load value from memory address Rdst to register Rdst R[Rdst] ← M[Rsrc];	
STD Rsrc, Rdst	Store value in register Rsrc to memory location Rdst $M[Rdst] \leftarrow R[Rsrc];$	
	Branch and Change of Control Operations	
JZ Rdst	Jump if zero If $(Z=1)$: $PC \leftarrow R[Rdst]$; $(Z=0)$	
JN Rdst	Jump if negative If $(N=1)$: $PC \leftarrow R[Rdst]$; $(N=0)$	
JC Rdst	Jump if negative If (C=1): PC \leftarrow R[Rdst]; (C=0)	3.5 Marks
JMP Rdst	Jump PC ←R[Rdst]	
CALL Rdst	$(X[SP] \leftarrow PC + 1; sp-2; PC \leftarrow R[Rdst])$	
RET	$sp+2, PC \leftarrow X[SP]$	
RTI	$sp+2$; PC \leftarrow X[SP]; Flags restored	

	Input Signals	Grade
Reset	$PC \leftarrow M[0]$ //memory location of zero	0.5 Mark
Interrupt	$X[Sp] \leftarrow PC$; $sp-2$; $PC \leftarrow M[1]$; Flags preserved	1 Mark

Phase1 Requirement: Report Containing:

- Instruction format of your design
 - Opcode of each instruction
 - Instruction bits details
- Schematic diagram of the processor with data flow details.
 - ALU / Registers / Memory Blocks
 - Dataflow Interconnections between Blocks & its sizes
 - Control Unit detailed design
- Pipeline stages design
 - Pipeline registers details (Size, Input, Connection, ...)
 - Pipeline hazards and your solution including
 - i. Data Forwarding
 - ii. Static Branch Prediction

Phase2 Requirement

- Implement and integrate your architecture
 - VHDL Implementation of each component of the processor
 - VHDL file that integrates the different components in a single module
- Simulation Test code that reads a program file and execute it on the processor.
 - Setup the simulation wave
 - Load Memory File & Run the test program

- Assembler code that converts assembly program (Text File) into machine code according to your design (Memory File)
- Report that contains any design changes after phase1
- Report that contains pipeline hazards considered and how your design solves it.

Project Testing

- You will be given different test programs. You are required to compile and load it onto the RAM and **reset** your processor to start executing from memory location 0000h. Each program would test some instructions (you should notify the TA if you haven't implemented or have logical errors concerning some of the instruction set).
- You MUST prepare a waveform using do files with the main signals showing that your processor is working correctly (R0-R7, PC,SP,Flags,CLK,Reset,Interrupt, IN.port,Out.port).

Evaluation Criteria

- Each project will be evaluated according to the number of instructions that are implemented, and Pipelining hazards handled in the design. Table 2 shows the evaluation criteria in details.
- Failing to implement a working processor will nullify your project grade. No credits will be given to individual modules or a non-working processor.
- Unnecessary latching or very poor understanding of underlying hardware will be penalized.
- Individual Members of the same team can have different grades, you can get a zero grade if you didn't work while the rest of the team can get fullmark, Make sure you balance your Work distribution.

Table 2: Evaluation Criteria

Marks	Instructions	Stated above (15.5 marks)
Distribution	Efficient Handling of Hazard	4.5 marks

Team Members

• Each team shall consist of a maximum of four members

Phase 1 Due Date

- Delivery a softcopy on Elearning, and bring the hardcopy in eng. Dina's MailBox
- Week 9, Sunday 8th of April 2019 at 9 am, The Disussion will be during the regular lab session.

Project Due Date

- Delivery a softcopy on Elearning, or CD at eng. Dina's MailBox
- Week 13, Sunday 6th of May 2019 at 9 am. The demo will be during the regular lab session.

General Advice

- 1. Compile your design on regular bases (after each modification) so that you can figure out new errors early. Accumulated errors are harder to track.
- 2. Use the engineering sense to back trace the error source.
- 3. As much as you can, don't ignore warnings.
- 4. Read the transcript window messages in Modelsim carefully.

- 5. After each major step, and if you have a working processor, save the design before you modify it (use versioning tool if you can as git & svn).
- 6. Always save the ram files to easily export and import them.
- 7. Start early and give yourself enough time for testing.
- 8. Integrate your components incrementally (i.e: Integrate the RAM with the Registers, then integrate with them the ALU ...).
- 9. Use coding convention to know each signal functionality easily.
- 10. Try to simulate your control signals sequence for an instruction (i.e. Add) to know if your timing design is correct.
- 11. There is no problem in changing the design after phase1, but justify your changes.
- 12. Always reset all components at the start of the simulation.
- 13. Don't leave any input signal float "U", set it with 0 or 1.
- 14. Remember that your VHDL code is a HW system (logic gates, Flipflops and wires).
- 15. Use Do files instead of re-forcing all inputs each time.