



## Read Cycle Timing Diagram:



T1	T2	T3	Tw (optional)	T4
<p><b>AD15-AD0</b>: 1st 16 bit address [high/low]</p> <p><b>A19-A16</b>: Last 4 bit address [high/low]</p> <p><b>ALE</b>: Goes HIGH → Latch the address</p> <p><b>M/I0</b>: Identifies where to read data memory or IO from the 20 bit address</p> <p><b>DT / R</b> goes LOW</p>	<p><b>RD</b> goes LOW → To read from memory</p> <p><b>DEN</b> goes LOW → <b>Data Enable</b>; allows the system to use the data bus.</p>	<p>The memory places the <b>actual data</b> onto the data bus (<b>AD15-AD0</b>).</p> <p>This is shown as "<b>Data In</b>" in the diagram.</p> <p>Processor reads this data during T3.</p>	<p>If memory/IO is <b>slow</b>, the <b>READY</b> signal stays LOW, and a <b>wait state</b> is added.</p> <p>This gives memory more time to place the data on the bus.</p> <p>When <b>READY</b> goes HIGH → 8086 continues reading.</p>	<p><b>RD</b> goes HIGH (read done)</p> <p><b>DEN</b> goes HIGH (disable data bus)</p> <p><b>DT / R</b> goes HIGH (bus direction neutral)</p> <p>Data lines <b>float</b> again, meaning they are released.</p> <p>Cycle ends, CPU now <b>has the data</b>, and moves to the next instruction.</p>

→ tells bus transceivers this is a <b>read</b> operation.				
Bus is now set up to <b>receive</b> data				

## Write Cycle Timing Diagram:



T1	T2	T3	Tw (optional)	T4
<b>AD15-AD0</b> : 1st 16 bit address [high/low]  <b>A19-A16</b> : Last 4 bit address [high/low]  <b>ALE</b> : Goes HIGH → Latch the	<b>Data (to be written) is placed on AD15-AD0</b> by the CPU.  <b>DT/ <math>\bar{R}</math></b> = HIGH (data is going out from CPU).  <b><math>\overline{DEN}</math></b> = <b>LOW</b> (data	<b><math>\overline{WR}</math></b> remains low  Data lines hold valid data.  Memory or IO receives it	Same as in read: if <b>READY</b> = <b>LOW</b> , CPU <b>waits</b> .  Useful for slow memory or I/O devices.	<b><math>\overline{WR}</math></b> goes <b>HIGH</b> → end of write.  <b><math>\overline{DEN}</math></b> = <b>HIGH</b> → release the data bus.  <b>DT/ <math>\bar{R}</math></b> = <b>LOW</b> → reset direction.  <b>Data lines float or reset</b>

<p>address</p> <p><math>\overline{MIO}</math>: Identifies where to write data memory or IO from the 20 bit address</p>	<p>bus is enabled).</p> <p><math>\overline{WR} = \text{LOW} \rightarrow</math> To signal - Start Writing</p>			<p>for next operation.</p>
--	--	--	--	----------------------------