

Report

一、设计思路

1. 时钟

对于给定的外部时钟，instruction memory和data memory的时钟即为该时钟，CPU的时钟为二分频后的时钟。

具体实现：

sc_computer.v

```
1  reg clock;
2  initial
3  begin
4      clock = 0;
5  end
6  always @(posedge clk)
7  begin
8      if(~reset)
9          clock <= 0;
10         clock <= ~clock;
11 end
```

2. IO端口

根据给定的地址，选定对应的外部设备读写。

具体实现：

sc_io_input.v

```
1  module io_input(addr,io_clk,io_read_data,in_port0,in_port1);
2      input [31:0] addr;
3      input io_clk;
4      input [31:0] in_port0,in_port1;
5      output [31:0] io_read_data;
6      reg [31:0] in_reg0;
7      reg [31:0] in_reg1;
8      io_input_mux io_input_mux2x32(in_reg0,in_reg1,addr[7:2],io_read_data);
9
10     always @ (posedge io_clk)
11     begin
12         in_reg0 <= in_port0;
13         in_reg1 <= in_port1;
14     end
15
16
17 endmodule
18
19 module io_input_mux(a0,a1,sel_addr,y);
20     input [31:0] a0,a1;
```

```

21     input [5:0] sel_addr;
22     output [31:0] y;
23     reg [31:0] y;
24     always @ *
25         case (sel_addr)
26             6'b100000: y = a0;
27             6'b100001: y = a1;
28             // more ports 可根据需要设计更多的端口
29             default: y = 32'h0;
30         endcase
31
32 endmodule

```

sc_io_output.v

```

1  module
  io_output(addr,datain,write_io_enable,io_clk,out_port0,out_port1,out_port2)
  ;
2      input [31:0] addr,datain;
3      input write_io_enable,io_clk;
4      output [31:0] out_port0,out_port1,out_port2;
5      reg [31:0] out_port0;
6      reg [31:0] out_port1;
7      reg [31:0] out_port2;
8      always @ (posedge io_clk)
9      begin
10         if (write_io_enable == 1)
11             case (addr[7:2])
12                 6'b100000: out_port0 <= datain; // 80h
13                 6'b100001: out_port1 <= datain; // 84h
14                 6'b100010: out_port2 <= datain; // 88h
15             endcase
16         end
17     endmodule

```

3. Data Memory

在data memory中根据给定地址确定输入/输出数据来自内存还是外部设备。

具体实现:

sc_datamem.v

```

1  module sc_datamem
  (addr,datain,dataout,we,clock,mem_clk,dmem_clk,out_port0,out_port1,out_port
  2,in_port0,in_port1,mem_dataout,io_read_data);
2
3      input [31:0] addr;
4      input [31:0] datain;
5
6      input we, clock,mem_clk;
7      input [31:0] in_port0,in_port1;
8      output [31:0] dataout;
9      output dmem_clk;
10     output [31:0] out_port0,out_port1,out_port2;
11     output [31:0] mem_dataout;
12     output [31:0] io_read_data;

```


