

J1

d16	GND	RTM_FPGA_GTP_Tx0_N
b10	GND	RTM_FPGA_GTP_Tx0_P
a10	GND	RTM_FPGA_GTP_Tx1_N
d6	GND	RTM_FPGA_GTP_Tx1_P
a9	GND	RTM_FPGA_GTP_Rx0_N
d6	GND	RTM_FPGA_GTP_Rx0_P
b8	GND	RTM_FPGA_GTP_Rx1_N
a8	GND	RTM_FPGA_GTP_Rx1_P
b7	GND	RTM_FPGA_GTP_Rx1_P
a7	GND	RTM_FPGA_GTP_Rx1_P
d6	GND	ADC1_SYNC_P
b6	GND	ADC1_SYNC_N
a6	GND	ADC2_SYNC_P
d6	GND	ADC2_SYNC_N
b4	GND	RTM_FPGA_GTP_CLK_N
b4	GND	RTM_FPGA_GTP_CLK_P
a4	GND	AMC_FPGA_REF_CLK_N
d3	GND	AMC_FPGA_REF_CLK_P
a3	GND	
d3	GND	
b2	GND	
d2	GND	
b1	GND	
a1	GND	

J2

d3	GND	GTP10RX_N
a10	GND	GTP10RX_P
c10	GND	GTP11RX_N
d9	GND	GTP11RX_P
c9	GND	GTP12RX_N
d8	GND	GTP12RX_P
c7	GND	GTP13RX_N
d7	GND	GTP13RX_P
c7	GND	GTP14RX_N
d6	GND	GTP14RX_P
c6	GND	GTP15RX_N
d6	GND	GTP15RX_P
c5	GND	SYNCOUT20_N
d4	GND	SYNCOUT20_P
c4	GND	SYNCOUT21_N
d3	GND	SYNCOUT21_P
c3	GND	IPMI_SCL
d2	GND	P3V3MP
c1	GND	IPMI_SDA
d1	GND	
c1	GND	

J3

d16	GND	GTP10TX_N
f10	GND	GTP10TX_P
e10	GND	GTP11TX_N
d9	GND	GTP11TX_P
e9	GND	GTP12TX_N
d8	GND	GTP12TX_P
e8	GND	GTP13TX_N
f7	GND	GTP13TX_P
e7	GND	GTP14TX_N
d6	GND	GTP14TX_P
e6	GND	GTP15TX_N
d5	GND	GTP15TX_P
e5	GND	SYNCOUT10_N
f4	GND	SYNCOUT10_P
d4	GND	SYNCOUT11_N
e3	GND	SYNCOUT11_P
d3	GND	
f2	GND	TMS
d2	GND	TDI
e1	GND	TDO
f1	GND	TCK

J1



d16	GND	FPGA_CFG_DIN
a10	GND	FPGA_CFG_CCLK
d6	GND	FPGA_CFG_PROGRAM_B
a9	GND	FPGA_CFG_DONE
d6	GND	FPGA_CFG_INIT_B
b8	GND	POWER_GOOD
d7	GND	USER_UART_N
b7	GND	USER_UART_P
d6	GND	RTM_FPGA_LVDS1_P
b6	GND	RTM_FPGA_LVDS1_N
d5	GND	GTP1TX_CLK_IN_N
b5	GND	GTP1TX_CLK_IN_P
a5	GND	
d4	GND	RTM_FPGA_LVDS2_N
b4	GND	RTM_FPGA_LVDS2_P
d3	GND	FPGA_ADC_SYSRFP_N
b3	GND	FPGA_ADC_SYSRFP_P
a3	GND	FPGA_DAC_SYSRFP_N
b2	GND	FPGA_DAC_SYSRFP_P
d1	GND	GTPRX_CLK_IN_N
b1	GND	GTPRX_CLK_IN_P
a1	GND	

J2



d16	GND	GTP0RX_N
a10	GND	GTP0RX_P
c10	GND	GTP1RX_N
d9	GND	GTP1RX_P
c9	GND	GTP2RX_N
d8	GND	GTP2RX_P
c8	GND	GTP3RX_N
d7	GND	GTP3RX_P
c7	GND	GTP4RX_N
d6	GND	GTP4RX_P
c6	GND	GTP5RX_N
d5	GND	GTP5RX_P
c5	GND	GTP6RX_N
d4	GND	GTP6RX_P
c4	GND	GTP7RX_N
d3	GND	GTP7RX_P
c3	GND	GTP8RX_N
d2	GND	GTP8RX_P
c2	GND	GTP9RX_N
d1	GND	GTP9RX_P
c1	GND	GTP10RX_N
d1	GND	GTP10RX_P

J3

d16	GND	GTP0TX_N
f10	GND	GTP0TX_P
e10	GND	GTP1TX_N
d9	GND	GTP1TX_P
e9	GND	GTP2TX_N
d8	GND	GTP2TX_P
e8	GND	GTP3TX_N
f7	GND	GTP3TX_P
e7	GND	GTP4TX_N
d6	GND	GTP4TX_P
e6	GND	GTP5TX_N
d5	GND	GTP5TX_P
e5	GND	GTP6TX_N
f4	GND	GTP6TX_P
d4	GND	GTP7TX_N
f3	GND	GTP7TX_P
d3	GND	GTP8TX_N
e3	GND	GTP8TX_P
d2	GND	GTP9TX_N
e2	GND	GTP9TX_P
f1	GND	GTP10TX_N
e1	GND	GTP10TX_P




Sayma_RTM




ADC_JESD204B

ARTIQ Sayma

SIZE	DWG NO	REV
A3		1
DRAWN BY	SHEET	OF
G.K.	2	18
2016/11/07:18:03:54		







ARTIQ Sayma

CAL_ADC

SIZE	DWG NO	REV
A3		1 v0.9
DRAWN BY	SHEET	OF
G.K.	4	18
2016/11/07:18:03:57		




LSS-120-03-L-DV-A
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz



ARTIQ Sayma

CLK_Mezzanine

SIZE	DWG NO	SHEET	OF	REV
A3		5	18	v0.9
DRAWN BY	G.K.			2016/11/07:18:04:03



IOVDD=3.3

Replace with W2L16C473MAT1S

Replace with W2L16C473MAT1S



ARTIQ Sayma

DAC_JESD204B

IOVDD=3.3


Replace with W2L16C473MAT1S




Replace with W2L16C473MAT1S



ARTIQ Sayma

DAC_JESD204B







ARTIQ Sayma

FPGA_7A15T_POWER

SIZE	DWG NO	REV
A3	1	v0.9
DRAWN BY	SHEET OF	
G.K.	10 18	2016/11/07:18:03:58




+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz



ADC_DAC_AFE Mezzanine


ARTIQ Sayma

SIZE	DWG NO	SHEET	OF	REV
A3		11	18	v0.9
DRAWN BY		2016/11/07:18:03:56		
G.K.				




AI	TITLE
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

2016/11/07:18:03:56




+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 -12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 +6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 -6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
 +3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz




ADC_DAC_AFE Mezzanine

ARTIQ Sayma

SIZE	DWG NO	SHEET	OF	REV
A3		13	18	v0.9
DRAWN BY	G.K.			
				2016/11/07:18:03:56




+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz



ADC_DAC_AFE Mezzanine

ARTIQ Sayma


SIZE	DWG NO	SHEET	OF	REV
A3		14	18	v0.9
DRAWN BY		2016/11/07:18:03:56		
G.K.				





ARTIQ Sayma

RTM_IPMI

SIZE	DWG NO	REV
A3		1 v0.9
DRAWN BY	SHEET OF	
G.K.	15 18	2016/11/07:18:03:59




 ARTIQ		ARTIQ Sayma	
RTM_POWER_SUPPLY			
SIZE A3	DWG NO	REV 1	v0.9
DRAWN BY G.K.	SHEET 16	of 18	2016/11/07:18:03:59



ARTIQ Sayma

PWR_Buck_2V_4V_4A


SIZE	DWG NO	REV	
A3		1	v0.9
DRAWN BY		SHEET	OF
G.K.		17	18
2016/11/07:18:04:02			



ARTIQ Sayma

PWR_Buck_6V_8A


SIZE	DWG NO	REV
A3	1	v0.9
DRAWN BY	SHEET	OF
G.K.	18	18
2016/11/07:18:04:02		



ARTIQ Sayma

PWR_SEPIC_N6V


SIZE	DWG NO	REV
A3		1
DRAWN BY	SHEET	OF
G.K.	19	18
2016/11/07:18:04:03		



ARTIQ Sayma

PWR_SEPIC_P12V_N12V


SIZE	DWG NO	REV
A3	1	v0.9
DRAWN BY	SHEET OF	
G.K.	20 18	2016/11/07:18:04:02



ARTIQ Sayma

PWR_buck_FPGA_SUPPLY


SIZE	DWG NO	REV
A3		1 v0.9
DRAWN BY	SHEET OF	
G.K.	21 18	2016/11/07:18:04:02




ARTIQ Sayma

SI5324_CLK_RECOVERY

SIZE	DWG NO	REV
A3	1	v0.9
DRAWN BY	SHEET	OF
G.K.	22	18
2016/11/07:18:03:56		





uRFB_Connectors

ARTIQ Sayma

SIZE	DWG NO	REV
A3		1 v0.9
DRAWN BY	SHEET OF	
G.K.	23 18	2016/11/07:18:03:59