

















## Class D1


Interfaces: 0.1mm pitch  
Impedance: 100ohm diff  
gigabit interfaces: CML  
other diff lines: LVDS  
Control signals: 3.3V LVCMOS



ARTIQ Sinara  
Sayma\_RTM

Copyright IEE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
http://ohw.org/CERN/HL. This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.  
Please see the CERN OHL v.1.2 for applicable conditions.








Copyright ISE WUT 2016.  
This document describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://www.cern.ch/ceah>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




ARTIQ Sinara

SIZE	DWG NO	REV
A2	Clock_Distribution_PLL_1	v0.97
DRAWN BY	SHEET OF	
G.K.	2 23	24/01/2017:23:14






Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.



# ADC\_JESD204B

## ARTIQ Sinara

SIZE	DWG NO	REV
A3		1
DRAWN BY	SHEET OF	
G.K.	3 23	
24/01/2017:23:13		




# ADC\_JESD204B

## ARTIQ Sinara

Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

SIZE	DWG NO	REV
A3	1	v0.97
DRAWN BY	SHEET OF	
G.K.	4 23	24/01/2017:23:13



ARTIQ Sinara

CAL\_ADC

SIZE  
A3

DWG NO

DRAWN BY  
G.K.

SHEET

OF  
23


1

24/01/2017:23:14


REV  
v0.97

Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.















Interfaces with mezzanine\_clock or PCB\_mezzanine\_clock\_template  
 DAC\_CLK : LVPECL  
 REF\_LO: LVPECL  
 MEZ\_CLK\_IN - LVPECL  
 Impedance 100Ohm diff  
 Control signals: LVCMOS 3.3V  
 I2C signals: LVCMOS 3.3V  
 +12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
 -12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
 +6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
 -6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
 +3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz




ARTIQ Sinara

# CLK\_Mezzanine



SIZE	DWG NO	1	REV
A3			v0.97
DRAWN BY	SHEET	OF	
G.K.	6	23	24/01/2017:23:14



# DAC JESD204B



DAC_CLK_P	
DAC_CLK_N	



SIZE	DWG N
<b>A3</b>	

v0.97






SHEET	of
8	23

24/01/2017:23:13

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.






ARTIQ Sinara

FPGA\_7A15T

SIZE	DWG NO	REV
A2	1	v0.97
DRAWN BY	G.K.	
SHEET	9	23
DATE	24/01/2017:23:14	

Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2.  
(<http://ohw.sourceforge.net/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.




# FPGA 7A15T POWER


24/01/2017:23:14

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Interfaces with:  
PCB\_mezzanine analogBomezzanine\_analog\_allaki  
Input signal 1.2vpp  
Output signal DAC: 4.17mA....20.85mA  
Impedance 100Ohm diff  
Control signals: LVCMOS 3.3V  
I2C signals: LVCMOS 3.3V  
REF\_LO - LVPECL  
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz



Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




# ADC\_DAC\_AFE Mezzanine


ARTIQ Sinara

SIZE	DWG NO	1	REV	v0.97
A3				
DRAWN BY	SHEET	OF	24/01/2017:23:14	
G.K.	11	23		





Interfaces with:  
PCB\_mezzanine analogBomezzanine\_analog\_allaki  
Input signal 1.2vpp  
Output signal DAC: 4.17mA....20.85mA  
Impedance 100Ohm diff  
Control signals: LVCMOS 3.3V  
I2C signals: LVCMOS 3.3V  
REF\_LO - LVPECL  
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz




Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



# ADC\_DAC\_AFE Mezzanine

ARTIQ Sinara

SIZE	DWG NO	1	REV	v0.97
A3				
DRAWN BY	SHEET	OF	24/01/2017:23:14	
G.K.	12	23		




# ARTIQ Sinara


SIZE	DWG NO		REV
A3	1		v0.97
DRAWN BY		SHEET OF	
G.K.		13 23	24/01/2017:23:14

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Interfaces with:  
PCB\_mezzanine analogBomezzanine\_analog\_allaki  
Input signal 1.2vpp  
Output signal DAC: 4.17mA....20.85mA  
Impedance 100Ohm diff  
Control signals: LVCMOS 3.3V  
I2C signals: LVCMOS 3.3V  
REF\_LO - LVPECL  
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth  
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz



Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



# ADC\_DAC\_AFE Mezzanine

ARTIQ Sinara

SIZE	DWG NO	1	REV
A3			v0.97
DRAWN BY	SHEET	OF	
G.K.	14	23	24/01/2017:23:14



Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


# check addresses



ARTIQ Sinara

## RTM\_IPMI

SIZE	DWG NO	SHEET	OF	REV
A3		15	23	v0.97
DRAWN BY	24/01/2017:23:14			
G.K.				




RTM modules power requirements

- +12VDC @ 1A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- 12VDC @ 250 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- +6VDC @ 8 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- 6VDC rail @ 750 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- +3.3VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz

RTM power requirements

- +4VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz
- +2VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz




Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



ARTIQ Sinara

# RTM\_POWER\_SUPPLY


SIZE	DWG NO	1	REV	v0.97
A3				
DRAWN BY	SHEET	OF	24/01/2017:23:14	
G.K.	16	23		



Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.  
Please see the CERN OHL v.1.2 for applicable conditions.






tantalium with ESR=0.350hm to damp oscillations



ARTIQ Sinara

PWR\_Buck\_2V\_4V\_4A


SIZE	DWG NO	SHEET	OF	REV
A3		18	23	v0.97
DRAWN BY		24/01/2017:23:14		
G.K.				



ARTIQ Sinara

PWR\_Buck\_6V\_8A

SIZE	DWG NO	1	REV	v0.97
A3				
DRAWN BY	SHEET	OF	24/01/2017:23:14	
G.K.	19	23		



ARTIQ Sinara

PWR\_SEPIC\_N6V

SIZE	DWG NO	1	REV
A3			v0.97
DRAWN BY	SHEET	OF	
G.K.	20	23	24/01/2017:23:14

Copyright ISE WUT 2016.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





**PWR\_SEPIC\_P12V\_N12V**

v0.97



24/01/2017:23:14

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.  
(<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



**Interfaces uRFB:**  
uRFB\_REF\_IN : LVPECL  
uRFB\_DAC\_CLK\_IN: LVPECL  
uRFB\_REF\_LO - LVPECL  
Impedance 50Ohm SE, 100Ohm diff  
REFSYNCIN\_P/N : LVPECL  
uRFB\_REF\_CLK\_IN\_P/N: LVPECL



# uRFB\_Connectors

ARTIQ Sinara

SIZE	DWG NO	1	REV	v0.97
A3				
DRAWN BY	SHEET	OF	24/01/2017:23:14	
G.K.	23	23		