


Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (This provides of the CERN OHL v.1.2.) (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SANTSFACTORY OUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



optional RF path for LO signal distribution over RF backplane

1


03/12/2016:17:22


v0.95


TCM2-43X+1:2


- +12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- -12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- +6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- -6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- +3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz


ARTIQ Sinara ARTIQ CLK_Mezzanine Copyright ISE WUT 2016. incensed under the CERN OHL V.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL V.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. SIZE **A**3 Please see the CERN OHL v.1.2 for applicable conditions. G.K.












ARTIQ Sinara

FPGA_7A15T_POWER

FPGA_7A15T_POWER

SIZE DAY 10 DAY





+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth

-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.







+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth

-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


-6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.rog/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPUED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.







+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth


-6VDC rail @ 100 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth

+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz

Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.










- +12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- -12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- +6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth -6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
- +3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz

Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.rog/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable








check addres es artiq sinara


Copyright ISE WUT 2016.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANT/SBILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

RTM_IPMI



Copyright ISE WUT 2016. This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLED WARRANTY, INCLIDING OF MERCHANTABILITY, SAIDSFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.








ARTIQ Sinara


RTM_POWER_SUPPLY

A3 DRAWN BY OF 16 23 07/12/2016:17:22




Copyright ISE WUT 2016.

Ins occumentation describes Upen Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLED WARRANTY, INCLUDING OF MERCHANTABILITY. SATISFACTORY QUALITY AND FITHERS EVEN & PARTICULI ARP PURPORS




Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.















PWR_SEPIC_P12V_N12V

A3 DMG NO 1 v0.95

DRAWN BY C.K. SHEET OF 20 05/12/2016:00:11







SIZE

A3

G.K.

ARTIQ Sinara

PWR_buck_FPGA_SUPPLY


1 v0.95

07/12/2016:17:22

Copyright ISE WUT 2010

Copyright Iss Woll 2016


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CEROHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.






Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FTINESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Copyright ISE WUT 2016. This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANT, INCLUDINS OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable

IRFB_Connectors

ARTIQ Sinara

SIZE DWG NO
A3 1 v0.95

DRAWN BY
G.K. SHEET of
03/12/2016:13:55