





Unique ID and EEPROM





4x M2.5 Standoff M1256-2545-AL





Interfaces with: Sayma RTM connector
DAC_CLK : LVPECL
REF_LO: LVPECL
MEZ_CLK_IN - LVPECL
Impedance 1000hm diff
Control signals: LVCMOS 3.3V
I2C signals: LVCMOS 3.3V
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz



4x M2.5 Standoff M1256-2545-AL









REF IN P

MEZ CLK IN

P


DAC CLK

N

P

C3
C4


J5
TR1





PCB mezzanine
clock template rev1.0


RSUD N P











[illegible]

CLOCK IN
DAC

εϑΤ□

८१८

□ 19T

49T□

SQT □

0. Iyer et al 2016