


Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.

(http://ohw.org/CERNOHL). This documentation is distributed WTHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF

terms of the CERN OHL v.1.2. (http://ohur.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTSBILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Use SMP-SMP jumper cables to connect uRFB signal to CLK mezzanine LO outputs optional RF path for LO signal distribution over RF backplane TCM2-43X+1:2 uRFB\_REF\_LO 3 uRFB\_REF\_LO 0.5pF C600 J66 DNP 4 0.5pF uRFB REF LO N **J67** C601 DNP TR4 optional RF path for DAC clock distribution over RF backplane uRFB\_DAC\_CLK\_IN uRFB\_DAC\_CLK\_IN\_P/ uRFB\_DAC\_CLK\_IN 0.5pF C602 DNP uRFB\_DAC\_CLK\_IN\_N
J65 C603 DNW se SMP-SMP jumper cables to connect uRFB signal to CLK mezzanine DAC output 85305-0232 DAC\_CLK\_P J50 IO[15cod\_NPO 180R@100MHz \_\_\_\_\_\_ P3V3 85305-0232 10uF J51 💢 50V X7R C624 C57Qour 50V C625 85305-0232 MEZ\_CLK\_IN\_P J52 COG/NPO 85305-0232 L33 MEZ CLK IN N J53 180R@100MHz 180R@100MHz 180R@100MHz L35 10uF >REF LO P 1nF 50V X7R C626 C572 85305-0232



+ $\overset{\circ}{\mathbf{o}}$  $\overset{\circ}{\mathbf{o}}$ +

11 12

IO11 13 0 14 IO13 15 16

IO15 17 18

IO0 IO2 IO4 IO6

IO10 IO12

P3V3CLKM

CLK\_MEZZ\_IO[1510[15:0]

1nF

C0G/NP0

I2C signals: LVCMOS 3.3V +12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth -12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth +6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth -6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth +3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz

**ARTIQ** 


#### Copyright ISE WUT 2016. incensed under the CERN OHL V.1.2. You may redistribute and modify this downerstation under the terms of the CERN OHL V.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLED WARRANTY, INCLUDING OF MERCHANTRABLITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


#### ARTIQ Sinara


v0.97


### CLK\_Mezzanine


SIZE 1 **A**3 24/01/2017:23:14 G.K.














Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANN EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTAGHLITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.










Interfaces with:

PCB\_mezzanine anal@gBomezzanine\_analog\_allaki
Input signal 1.2vpp
Output signal DAC: 4.17mA....20.85mA
Impedance 1000hm diff
Control signals: LVCMOS 3.3V
I2C signals: LVCMOS 3.3V
REF\_LO - LVPECL
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz







Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable



Interfaces with:


PCB\_mezzanine anal@gBomezzanine\_analog\_allaki
Input signal 1.2vpp
Output signal DAC: 4.17mA....20.85mA
Impedance 1000hm diff
Control signals: LVCMOS 3.3V
IZC signals: LVCMOS 3.3V
REF\_LO - LVPECL
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz






Copyright ISE WUT 2016.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwn.op/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDINS OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable



Interfaces with:


PCB\_mezzanine anal@gBomezzanine\_analog\_allaki
Input signal 1.2vpp
Output signal DAC: 4.17mA....20.85mA
Impedance 1000hm diff
Control signals: LVCMOS 3.3V
IZC signals: LVCMOS 3.3V
REF\_LO - LVPECL
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz






Copyright ISE WUT 2016.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohuv.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR PARATICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable




Interfaces with:

PCB\_mezzanine anal@gBomezzanine\_analog\_allaki
Input signal 1.2vpp
Output signal DAC: 4.17mA....20.85mA
Impedance 1000hm diff
Control signals: LVCMOS 3.3V
I2C signals: LVCMOS 3.3V
REF\_LO - LVPECL
+12VDC @ 200 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-12VDC @ 50 mA, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+6VDC @ 1.5 A, max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
-6VDC rail @ 100 mA,max 1 mV p-p noise in 20 Hz-20 MHz bandwidth
+3.3VDC @ 1 A, max 10 mV p-p noise in 20 Hz-20 MHz





Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (thtp://ohw.rog/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDINS OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable



## check addres es artiq sinara ARTIQ


SIZE

#### Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the AND FITNESS FOR A PARTICULAR PURPOSE Please see the CERN OHL v.1.2 for applicable

RTM\_IPMI


1 v0.97**A**3 24/01/2017:23:14 G.K. 15




+2VDC @ 4 A, max 10 mV p-p noise in 20 Hz-20 MHz

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2.

terms of the CERN OHL v.1.2. (http://ohur.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANT/SBILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.









#### ARTIQ Sinara

#### RTM\_POWER\_SUPPLY

SIZE v0.97**A**3 1 24/01/2017:23:14 G.K.

16





G.K.


18

v0.97


24/01/2017:23:14


Copyright ISE WUT 2016.


This documentation techibes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPUED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable



Copyright ISE WUT 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.rog/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABULTY, SANTISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.









#### ARTIQ Sinara


#### PWR\_SEPIC\_P12V\_N12V


A3 DRAWN BY CO.97

Co.K. SHEET of 23 24/01/2017:23:14

Copyright ISE WUT 2016.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.2. documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Copyright ISE WUT 2016.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://chw.rog/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FTINESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Interfaces wrfm:

uRFB\_REF\_IN : LVPECL


uRFB\_DAC\_CLK\_IN: LVPECL

uRFB\_REF\_LO - LVPECL

Impedance 500hm SE, 1000hm diff

REFSYNCIN\_P/N : LVPECL

uRFB\_REF\_CLK\_IN\_P/N: LVPECL



# Copyright ISE WUT 2016. This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANT, INCLUDINS OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.

Please see the CERN OHL v.1.2 for applicable

IRFB\_Connectors

ARTIQ Sinara

SIZE DWG NO
A3 1 v0.97

DRAWN BY
G.K. 23 23 24/01/2017:23:14