C Programming

Lecture 11: make & Makefile



Lecturer: Dr. Wan-Lei Zhao

Autumn Semester 2022

Outline

Build Project with Make

2 Build Project with CMake

Why make? (1)

```
1 #ifndef MYLIB_H
                              1 #include "mylib.h"
2 #define MYLIB_H
                              2 #include < stdio . h>
3 int isodd(int x);
                              3 int main(){
4 float square(float x);
                                  float x = 3.4;
5 #endif
                                  int a = 5:
                                  float y = square(x);
            mylib.h
                                   if (isodd(a))
1 #include "mylib.h"
                                        printf("%d_is_odd\n", a);
                              9
2 float square(float x){
                              10
      return x*x;
                                   return 0;
                              11
                              12 }
  int isodd(int x){
                                                main.c
      if (x\%2 != 0)
                              1 gcc myproj.c -o myproj.o -c
         return 1;
                              2 gcc mylib.c −o mylib.o −c
     else
         return 0;
10
                                gcc — o myproj myproj. o mylib. o
11
                                           Build the project
            mylib.c
```

Wan-Lei Zhao

C Programming

3 / 25

Why make? (2)

```
gcc myproj.c -o myproj.o -c
gcc mylib.c -o mylib.o -c
gcc -o myproj myproj.o mylib.o
```

Listing 1: "Build the project"

- In practice, we may have many libraries to compile and link
- gcc -o myproj myproj.o mylib.o
- If we do it manually, it is too laborious!!!
- This is where "Makefile" comes to fit in

Makefile

- A script file organize all the compilation things together
- It is responsible for
 - 1 Compiling the source files (compile from .c to .o)
 - 2 Linking the files into the final executable software
 - 3 Installing the software to target directory
- Command make will parse the script
- It fulfills the intructions in the script

Prepare Environment (1)

Define the variables

```
WORK_DIR=.
CC=gcc
LD=gcc
OBJ_DIR=$(WORK_DIR)/obj
OBJ_RELEASE=$(OBJ_DIR)/mylib.o $(OBJ_DIR)/myproj.o
RELEASE=$(WORK_DIR)/bin/myproj
```

command make supports environment variable definitions

$VARIABLE_NAME = value$

- One can specify the file, directory, command, compilation parameters
- They may support the compilation of the project

Wan-Lei Zhao C Programming 6 / 25

Prepare Environment (2)

- 1 WORK_DIR=.
- 2 CC=gcc3 LD=gcc

Makefile

Command make supports environment variable definitions

$$WORK_DIR = .$$

- Specify the project directory where "Makefile" and the project is located
- The variable name is by convention CAPITALIZED

Prepare Environment (3)

- 1 WORK_DIR=.
- 2 CC=gcc3 LD=gcc

Listing 2: Makefile

Command make supports environment variable definitions

- "CC=gcc" specifies the compiler
- "LD=gcc" specifies the linker

Prepare Environment (4)

- 1 OBJ_DIR=\$(WORK_DIR)/obj
 2 OBJ_RELEASE=\$(OBJ_DIR)/mylib.o \$(OBJ_DIR)/myproj.o
- 3 RELEASE=\$(WORK_DIR)/bin/myproj

Listing 3: Makefile

Command make supports environment variable definitions

\$(WORK_DIR)/obj

- \$(VARIABLE) cite the value of the VARIABLE
- Here " $(WORK_DIR)$ " is replaced by "./"

Prepare Environment (5)

```
1 OBJ_DIR=$(WORK_DIR)/obj
2 OBJ_RELEASE=$(OBJ_DIR)/mylib.o $(OBJ_DIR)/myproj.o
3 RELEASE=$(WORK_DIR)/bin/myproj
```

Listing 4: Makefile

- The above instructions indicate
 - 1 The object files will be put to ./obj/
 - OBJ_RELEASE" keeps the lists of all object files
 - 3 The final target binary software name is "myproj"
 - 4 It will be put to ./bin/

Prepare Environment (6)

```
WORK_DIR=.

CC=gcc
LD=gcc
OBJ_DIR=$(WORK_DIR)/obj
OBJ_RELEASE=$(OBJ_DIR)/mylib.o $(OBJ_DIR)/myproj.o
RELEASE=$(WORK_DIR)/bin/myproj
```

- We know the working directory
- We have the compiler and linker
- **3** We know where we should put the object files
- We know where we should put the target binary file

Prepare Environment (7)

```
WORK_DIR=.

CC=gcc

LD=gcc

OBJ_DIR=$(WORK_DIR)/obj

OBJ_RELEASE=$(OBJ_DIR)/mylib.o $(OBJ_DIR)/myproj.o

RELEASE=$(WORK_DIR)/bin/myproj

before_release:

test -d bin || mkdir -p bin

test -d $(OBJ_DIR) || mkdir -p $(OBJ_DIR)
```

- However, "./obj/" and "./bin/" are not ready
- We can test and make them if necessary

```
$\(\(OBJ_DIR\)\/ mylib.o: mylib.c
2 $\(\(CC\)\) -c mylib.c -o $\(\(OBJ_DIR\)\/ mylib.o
```

- Instruction "\$(OBJ_DIR)/mylib.o" compiles "mylib.c"
- The compilation relies on file "mylib.c"
- The indentation should be by "Tab"
- We can do so for all the source files
- The resulting file is put to "./obj/mylib.o"

```
$\(\text{OBJ_DIR}\) / mylib.o: mylib.c
$\(\text{CC}\) - c mylib.c -o $\(\text{OBJ_DIR}\) / mylib.o
$\(\text{SD_DIR}\) / myproj.o: myproj.c
$\(\text{CC}\) - c myproj.c -o $\(\text{OBJ_DIR}\) / myproj.o
```

Link the source file

```
release: $(OBJ_RELEASE)
$(LD) -o $(RELEASE) $(OBJ_RELEASE)
```

- The project will be linked with mylib.o and myproj.o
- The list of object files are kept in "\$(OBJ_RELEASE)"
- \$(LD) calls "gcc"
- The target is specified by "\$(RELEASE)"

Build the whole project

```
release: before_release $(OBJ_RELEASE)
$(LD) -o $(RELEASE) $(OBJ_RELEASE)
```

- The instruction "release" relies on another two intructions
- "before_release" and "\$(OBJ_RELEASE)"
- "\$(OBJ_RELEASE)" are a list of instructions
 - 1 Run instruction "before_release"
 - 2 Run list of instructions in "\$(OBJ_RELEASE)"
 - 3 Run \$(LD) -o \$(RELEASE) \$(OBJ_RELEASE)

Clean the object files

In some cases, we may want to clean the object files

```
clean:

rm -rf $(OBJ_DIR)/*.o

rm -rf $(RELEASE)
```

- We call command "rm"
- We label the instruction as "clean"

A Complete Makefile

```
4 WORK DIR=.
5 CC=gcc
6 LD=gcc
7 OBJ_DIR=$(WORK_DIR)/obj
8 OBJ_RELEASE=$(OBJ_DIR)/mylib.o $(OBJ_DIR)/myproj.o
  RELEASE=$(WORK_DIR)/bin/myproj
10
  $(OBJ_DIR)/mylib.o: mylib.c
           (CC) - c \quad mylib.c. - o \quad (OBJ_DIR) / mylib.o
12
13
  $(OBJ_DIR)/myproj.o: myproj.c
           (CC) - c \ myproj.c - o \ (OBJ_DIR) / myproj.o
15
16
  before release:
           test −d bin || mkdir −p bin
18
           test -d \$(OBJ\_DIR) \mid mkdir -p \$(OBJ\_DIR)
19
20
  release: before_release $(OBJ_RELEASE)
           (LD) - o (RELEASE) (OBJ_RELEASE)
22
```


Makefile

A Complete Makefile

Makefile


- Five major sections
 - 1 Define the environment variables
 - 2 Prepare directories
 - 3 Instructions of compiling source files to object files
 - 4 Link object files to target binary executable or library
 - **5** Instructions to clean the object files

Running Flow inside Makefile (1)



• Run command "make release"

Running Flow inside Makefile (2)



Run command "make release"

Add libraries in Makefile (1)

We may need either static or dynamic libraries or both

```
#include <math.h>
#include "mylib.h"
#include <stdio.h>
int main(){
   float x = 3.4;
   int a = 5;
   float y = square(x);
   float z = sqrt(x);
   return 0;
}
```

myproj.c

For this code, we should compile it by

```
gcc —o myproj myproj.o mylib.o —lm
```

Add libraries in Makefile (2)

```
WORK_DIR=.
2 CC=gcc
3 LD=gcc
4 LDFLAGS≡ −Im
5 OBJ_DIR=$(WORK_DIR)/obj
6 OBJ_RELEASE=$(OBJ_DIR)/mylib.o $(OBJ_DIR)/myproj.o
7 RELEASE=$(WORK_DIR)/bin/myproj
  $(OBJ_DIR)/mylib.o: mylib.c
           (CC) -c \text{ mylib.c.} -o (OBJ_DIR)/\text{mylib.o}
10
11
  $(OBJ_DIR)/myproj.o: myproj.c
           $(CC) -c myproj.c -o $(OBJ_DIR)/myproj.o
13
14
  before release:
           test -d bin || mkdir -p bin
16
           test -d \$(OBJ_DIR) \mid\mid mkdir -p \$(OBJ_DIR)
17
18
  release: before_release $(OBJ_RELEASE)
           $(LD) $(LDFLAGS) -o $(RELEASE) $(OBJ_RELEASE)
20
```

Makefile

C Programming

Outline

Build Project with Make

2 Build Project with CMake

Why cmake?

- However, writing a Makefile line-by-line is still too sweaty
- There are several convenient ways
 - 1 "cbp2make"
 - 2 cmake

About cmake

- It is another useful tool
- It helps to build the Makefile
- The cmake requires another simpler script