

DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators

Yu Xing¹, Shuang Liang, Lingzhi Sui, Xijie Jia, Jiantao Qiu, Xin Liu,
Yushun Wang, Yi Shan, and Yu Wang², *Senior Member, IEEE*

Abstract—The convolutional neural network (CNN) has become a state-of-the-art method for several artificial intelligence domains in recent years. The increasingly complex CNN models are both computation-bound and I/O-bound. Field-programmable gate array-based accelerators driven by custom instruction set architecture (ISA) achieve a balance between generality and efficiency, but there is much on them left to be optimized. We propose the full-stack compiler deep neural network virtual machine (DNNVM), which is an integration of optimizers for graphs, loops and data layouts, an assembler, a runtime supporter, and a validation environment. The DNNVM works in the context of deep learning frameworks and transforms CNN models into the directed acyclic graph: XGraph. Based on XGraph, we transform the optimization challenges for both data layout and pipeline into graph-level problems. DNNVM enumerates all potentially profitable fusion opportunities by a heuristic subgraph isomorphism algorithm to leverage pipeline and data layout optimizations, and searches for the best choice of execution strategies of the whole computing graph. On the Xilinx ZU2@330 MHz and ZU9@330 MHz, we achieve equivalently state-of-the-art performance on our benchmarks by naive implementations without optimizations, and the throughput is further improved up to 1.26× by leveraging heterogeneous optimizations in DNNVM. Finally, with ZU9@330 MHz, we achieve state-of-the-art performance for VGG and ResNet50. We achieve a throughput of 2.82 TOPS/s and an energy efficiency of

123.7 GOPs/s/W for VGG. Additionally, we achieve 1.38 TOPS/s for ResNet50 and 1.41 TOPS/s for GoogleNet.

Index Terms—Compiler, convolutional neural network (CNN), field-programmable gate array (FPGA), fusion, optimizations.

I. INTRODUCTION

DEEP convolutional neural networks (CNNs) [1]–[4] are extensively employed in various artificial intelligence tasks, such as object detection, classification, natural language processing, and semantic segmentation. The extensive variety in application complexity produces substantial challenges for hardware platforms [5], such as computation ability and power consumption.

Multicore CPUs and GPUs have been the dominant hardware platforms for CNN training and inference. Following the single-instruction, multiple-data (SIMD) or single-instruction, multiple-thread (SIMT) parallel-processing methods, and CNN algorithms can be efficiently processed. While the potentialities of a CPU have been fully exploited [6], unfortunately, a CPU cannot provide acceptable computation ability for CNN models. The high utilization of a GPU relies on a large batch size, which indicates that input feature maps are processed in parallel; thus, GPUs are very suitable for training. However, the applications of CNN in practice, especially vision tasks and video processing, require input feature maps to be separately executed. The low utilization of GPU resources in inference, high cost, and relatively low energy efficiency limit the applications of GPUs for CNNs.

There is a significant trend of selecting custom hardware platforms, such as field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs), as the next-generation of CNN accelerators for inference. ASICs such as TPU [7], Nervana [8] can achieve state-of-the-art performance; however, the design of ASICs is time-consuming and expensive to compete with the rapid evolution of CNN algorithms. FPGA-based accelerators that target a specific CNN model achieve appealing performance while sacrificing the flexibility to different networks and platforms. To avoid this problem, Zhao *et al.* [9] have proposed the alternative of hardware templates with many configurable parameters. However, hardware designers are concerned with the low-level hardware behaviors in a cycle-accurate manner or optimize the frequency and throughput by a long process of parameter value selection. Although the use of high-level implementation tools, such as Vivado high-level synthesis (HLS) can simplify

Manuscript received February 19, 2019; revised May 18, 2019; accepted June 30, 2019. Date of publication July 23, 2019; date of current version September 18, 2020. This work was supported in part by Xilinx, in part by the Beijing Innovation Center for Future Chips, in part by the Tsinghua Xilinx AI Research Fund, in part by the Beijing National Research Center for Information Science and Technology, in part by the National Key Research and Development Program of China under Grant 2018YFB0105005, in part by the National Natural Science Foundation of China under Grant 61622403 and Grant 61621091, and in part by the Project of Tsinghua University and Toyota Joint Research Center for AI Technology of Automated Vehicle under Grant TT2018-01. This paper was recommended by Associate Editor L. P. Carloni. (Corresponding author: Yu Wang.)

Y. Xing is with the Department of Architecture, Xilinx, Inc., Beijing 100083, China, also with the Department of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing 100084, China, and also with the Beijing National Research Center for Information Science and Technology, Beijing 100084, China (e-mail: yuxing@xilinx.com).

S. Liang, J. Qiu, and Y. Wang are with the Department of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing 100084, China, and also with the Beijing National Research Center for Information Science and Technology, Beijing 100084, China (e-mail: yu-wang@tsinghua.edu.cn).

L. Sui, X. Jia, X. Liu, Y. Wang, and Y. Shan are with the Department of Architecture, Xilinx, Inc., Beijing 100083, China.

Digital Object Identifier 10.1109/TCAD.2019.2930577

this design process, it is still a tedious task to describe an efficient parallel architecture through long compilation to improve throughput by HLS.

An alternative solution is to construct a flexible hardware structure with a compiler to map different CNN models onto it by generating different instructions. In this way, we can take advantage of both software programmability and efficiency of custom hardware. Additionally, several advanced compiler technologies, graph-level algorithms, and optimization methods can be applied in a compiler to improve the throughput of accelerators and the productivity. Building on these considerations and challenges, we briefly introduce our hardware architecture extended from angel-eye [10] and propose a full-stack compiler infrastructure, our main contributions are described as follows.

- 1) An end-to-end compilation infrastructure named the deep neural network virtual machine (DNNVM) is proposed for a custom hardware design that is extended from angel-eye. The DNNVM is an integration of optimizers for graphs, loops and data layouts, an assembler, a runtime supporter, and a validation environment.
- 2) In the DNNVM, we employ a domain-specific computing graph named XGraph to decouple the DNNVM with various deep learning frameworks and hardware platforms. Based on XGraph, we propose an efficient subgraph isomorphism algorithm to enumerate all valid potentially profitable fusion opportunities and optimize the pipeline.
- 3) We adopt a heuristic shortest-path algorithm to extend the optimization scope to the whole computing graph and obtain the best choice of fusion strategies, which is primarily disregarded by other designs.
- 4) Compared with naïve implementations without fusion, the experimental results demonstrate up to $1.26\times$ improvement on our benchmarks VGG [1], ResNet [2], and GoogLeNet [3]. We achieve the state-of-the-art performance on ZU2 for embedded applications, and on ZU9 for VGG and ResNet.

The remainder of this paper is organized as follows. Section II introduces the background and motivations of this paper. An overview of DNNVM and our custom hardware is provided in Section III. We leverage a heuristics algorithm to explore pipeline optimizations in Section IV and apply a heuristics shortest-path algorithm to obtain the optimal execution strategy in Section V. The performance that we achieve is presented in Section VI. Section VII introduces related studies about optimizations in hardware designs and implementations of compiler designs. We conclude this paper in Section VIII.

II. BACKGROUND AND MOTIVATIONS

A. CNN Accelerators

Accelerators for CNNs can be classified into two categories: 1) general-purpose processors (GPPs), such as CPUs [11] and GPUs [12] and 2) specialized domain accelerators (SDAs) that are predominantly implemented on FPGAs [10], [13]–[16] or ASICs [17]. GPPs are concerned with flexibility, while SDAs can offer 10–100 \times more energy efficiency than GPPs in dedicated application domains. Due to the advantages

of reconfigurability, flexibility, and energy efficiency, FPGA-based SDAs have attracted a considerable amount of attention. Some FPGA-based hardware designs like fpgaConvNet [15] and DeepBurning [18] favor customization over generality, by using HLS [19], they can directly map each layer or sub-graph of a target CNN model into one computation block in an elegant way. However, each block needs to be designed and parameterized carefully and FPGA needs to be reconfigured for each input CNN model. In this paper, we employ a design tradeoff between generality and customization by introducing a custom instruction-set architecture (ISA) [10], [20], [21], our hardware architectures are easily scaled and configured based on the availability of hardware resources. The corresponding compiler are designed for better throughput. Our design not only guarantees compatibility with neural networks with different scales and topologies but also achieves appealing performance. Without reconfiguring the FPGA, multiple CNNs can be consecutively implemented by running different instructions generated by our compiler.

B. Compiler Toolchains

A compiler is generally an architecture-aware tool that efficiently maps algorithms to hardware implementations and control signals. The generation of CPU instructions from CNN algorithms is relatively simple due to advanced compiler technologies and a mature compiler ecosystem, such as LLVM [22]. Additionally, explorations in data scheduling optimizations [23], such as fusion, tiling, vectorizing, parallelism [24], and many other affine transformation methods [25], are utilized to produce instructions for efficient CNN processing. Algorithms that are capable of auto-tuning and optimizing scheduling attach a substantial amount of attention as compiler optimization methods [26].

Compilers for FPGA-based accelerators or ASICs are responsible for tuning the configurable parameters of the hardware architectures [13], [21], and map an NN to custom instructions [14], [20], [21]. These domain-specific compilers maximize the hardware efficiency according to different topologies of CNN and hardware platforms on both hardware side and software side. Due to the immature ecosystem and originality of custom hardware designs, explicit scheduling and memory management are required for each compiler that targets custom hardware platforms. In the literature, few compilers for custom FPGA-based accelerators, such as TVM [27] and DLA [21], have been addressed as blueprints for standardized compiler tool chains. Inspired by these studies and traditional compilers [24], [27]–[29] for GPPs, we present a complete end-to-end compiler toolchain for our custom hardware design.

C. Optimization Methods

1) Intermediate Representations: The first step of a compiler is transforming a high-level framework-dependent CNN representation to an intermediate representation (IR). For example, Caffe [30] and DarkNet [31] adopt layer-based IRs, which define each typical CNN operation as a layer. A specific layer can be optimized in a straightforward manner to produce an efficient implementation. Unfortunately, difficulties arise when implementing cross-layer optimizations by




Fig. 1. Motivations of compiler optimization methods. (a) Data layout in Caffe, N means batch, $NCHW$ is for feature maps, width of a feature map is first and height is the next, OCK_hK_w is for weights, kernel is first and channel is next. (b) Operation fusion allows concurrent implementations of computation and optimizes pipeline. (c) Automatically distribute tasks to CPU and FPGA.

TABLE I
SYMBOL LIST

Inputs	Section	Comment
W, H, C	2, 3, 4	Width, height and channel of feature maps
N	2, 3	Batch of feature maps, default = 1
K_w, K_h, O	2, 3, 4	Width, height and number of kernels
IC, OC	3, 4	Input / Output channel of an operation
h_p, inc_p, oc_p	2, 4	Parallelism upon dimension of H, IC or OC.
A_{comp}, A_{ac}	4	Amount of computations and data exchange
$F^{-1}(W)$	4	Corresponding width of an input feature map
$G^{-1}(H)$	4	Corresponding height of an input feature map
$T_{(i)}$	4	Tile size upon one dimension of the i^{th} operation

layer-based IR. TensorFlow [32] employs a graph-level IR and constructs computing graphs. Each node in a computing graph represents a coarse-grained operation, such as convolution, or a fine-grained operation, such as add and pad. Various graph algorithms [27] can be leveraged to optimize the implementations. Due to the difference from different frameworks such as the granularity of operations and the boundary conditions. To optimize operator implementations from different deep learning frameworks, we need to make $O(N_f \cdot N_o \cdot N_p)$ efforts, where N_f is the number of deep learning frameworks, N_o is the number of operations, and N_p is the number of platforms. To reduce the complexity of optimizations, an appropriate IR to decouple the compiler with deep learning frameworks and hardware platforms is necessary.

2) **Data Layout and Allocation:** Mapping data onto on-chip buffers helps enhance data locality and improve the total throughput. An implementation of operations usually requires a specific data layout of input data. In Fig. 1(a), the data layout of feature maps in Caffe [30] is $NCHW$. Additionally, it is a common practice to partition an operation into pieces to parallelize among multiple cores in a CPU and blocks in a GPU. For example, instead of the default (NCHW or NHWC) from Caffe or Tensorflow, the data layout of $NCHW[x]c$ is adopted for CONVs in an optimized implementation [6] on a CPU, in which c is a subdimension of C , and the number x indicates the size of the subdimension [channels = size of(C) \times size of(c), x = size of(c)]. Besides, as the resolution of an image increases and the neural

networks become deeper, the size of on-chip buffers is not sufficient to store all required data. The feature maps also need to be tiled and reorganized. But transformations of data layout and dimension-related operations, such as flatten, concat, and reorganization, introduce significant overheads. As a result, a specific data layout mode for our specialized accelerator and an appropriate data slicing rule to allocate on-chip memory for each tiled data should be considered.

3) **Pipeline:** As shown in Fig. 1(b), pipeline parallelism enables simultaneous implementations of computation and data communication in a single operation. Additionally, operation fusion, which fuses adjacent operations, has been demonstrated as an effective pipelining technology in various hardware platforms [23], [24], [27], [29], [33], [34]. In this way, on-chip input feature maps will perform fused operations to produce output feature maps without intermediate results for communication with the off-chip memory. Operations can be concurrently executed in parallel computation engines for latency hiding. Fusion technology has been employed in multiple specialized acceleration platforms, such as fpgaConvNet [15] and VTA [16]. However, architectures such as fpgaConvNet leverage fusion on the hardware side. On the software side, compilers such as VTA can only fuse limited operations. We extend the optimization scope to the entire computing graph and propose heuristic algorithms instead of greedy algorithms to ensure the inclusion of several potentially profitable fusion strategies.

4) **Verification:** A CNN is trained with 32-bit floating point data on a GPU or CPU, and data are usually simplified to a fixed-point format with the same bit-width, such as 8-bit [10] or 2-bit [35], with negligible accuracy loss to reduce on-chip memory consumption and computation complexity. The hardware design should be adapted to the fixed-point computation. On the software side, we need to guarantee that the calculated results achieved through various optimization methods in a compiler are consistent with the results achieved by hardware. However, the verification method is primarily disregarded in previous research.

5) **Mixed Compilation:** The state-of-the-art CNNs use a variety of algorithms and technologies to solve complex artificial intelligence tasks. Implementing all operations on FPGAs may be inefficient and infeasible, which increases




Fig. 2. (a) Overall architecture of our design. (b) Implementation algorithms of CONV via our hardware, and parallelisms are set upon input channel, input height, and output channel. (c) Data layout of NHWC is set for feature maps, NWHC is set for weights, dimension transformation such as flatten and concat can be pruned and fused to SAVE of the previous operation.

the design complexity of accelerators and is time-consuming. Computationally intensive operations are accelerated on FPGA while other operations can be implemented by a CPU. To simplify the usability of the tool chain, a compiler should automatically distribute different operations to a CPU and FPGA, generate instructions for SDAs, and produce CPU code by general compilers.

Based on these considerations, we leverage several optimization methods in DNNVM for a well-designed hardware architecture, and greatly improve the productivity and the overall throughput of the system.

III. FRAMEWORK OVERVIEW

This section provides an overview of our hardware design and the DNNVM stack.

A. Hardware Design

DNNVM's ISA is composed of four kinds of instructions: 1) LOAD/SAVE; 2) CONV; 3) POOL; and 4) MISC. Execution modules are designed to correspond to our customized ISA. The implementations of computation modules are inspired by angel-eye [10]. LOAD/SAVE modules move data between on-chip buffers and off-chip DDR. The CONV module operates convolution over its input data that are fetched from the input buffers. The POOL module operates pooling over its input data, during which one bit is used to specify the pooling type. MISC modules execute other operations, such as element-wise add, reorganization, start, and end. These instructions are variable in size, and a few bits are set for the dependency relation among instructions to guarantee that they are executed in a certain way. The coarse-grained nature of the ISA enables the accelerators to incorporate graph-level optimizations and instruction pipelining, regardless of the overhead from decoding and fetching for a large number of low-level instructions.

Another important advantage of our ISA is that each computation module can be reused for various operations. For example, the convolution module can be reused for deconvolution, depth-wise convolution, and dilated

convolution by reconfiguring fields, such as stride, length, and mode in conv-related instructions.

As shown in Fig. 2(a), instructions are fetched from off-chip DDR to instruction FIFO. The dispatcher is responsible for decoding instructions into controlling signals and addresses of registers for the execution modules. The bank arbiter is used to determine the order of access to buffers among requests. We use BRAMs and DSP slices to construct buffers and ALUs and pack two or four INT8 Mults [36], [37] into one DSP48E1 slice (25×18 DSP configurations) to achieve the peak performance of 380 GOPs/s and 4.05 TOPs/s on ZU2 devices and ZU9 devices, respectively, at 330 MHz. A fixed number of BRAMs are preallocated for input feature maps, output feature maps and parameters. Each buffer can be reused by instructions with different access addresses. In Fig. 2(b), we partition CONV into several pieces and parallelize upon input channel, height, and output channel. In this way, we do not need to leverage optimizations for specific kernel sizes and enhance the flexibility. The algorithm in Fig. 2(b) decides the data layout of feature maps to be NHWC, which means input channel first, and batch is the last. The data layout of OWHC is for weights, and they can be preallocated on DDR before computation so that no extra overhead would be introduced. In Fig. 2(c), different data transformation operations such as flatten and concat may introduce significant overheads. Based on our understanding of the hardware design and computation implementations, our custom data layout method prunes the flatten operation naturally due to the completely same layout of the results. Other dimension transformation operations can be fused to the SAVE instruction of the previous operation. For example in Fig. 2(c), a channel-first data layout makes SAVE1 stores the first O_1 pixels at the address 0, and then strides $O_1 + O_2$ pixels to store the second O_1 feature maps in the output buffer, which is equivalent to a single concat after convolution.

B. Compiler Infrastructure

The DNNVM is a full-stack compiler that takes advantage of many advanced compiler technologies [21], [27], [29].




Fig. 3. (a) Overall software stack of our compiler DNNVM. (b) DNNVM transforms the computing graph into course-grained XGraph through intrinsic fusion, point-wise fusion and prunes all data transformation operations; then leverages various kernel fusion and searches for the best choice of fusion strategies, maps the algorithms into custom ISA and machine code, and finally packs the instructions for FPGA with CPU code.




Fig. 4. Case study of the operation fusion. DNNVM works in the context of deep learning frameworks and transform CNN models into XGraph by leveraging intrinsic fusion and point-wise fusion, then searches for fusion opportunities according to predefined fusion templates by a subgraph isomorphism algorithm.

As presented in Fig. 3, the DNNVM transforms CNN models into a framework-independent computing graph, searches for pipeline optimization opportunities, allocates buffers for fused-operations, and importantly, selects the best choice of execution strategies. In general, DNNVM integrates various optimizers, runtime support, a data transformer, and a validation bench to improve the productivity.

- 1) *Front-End and XGraph*: DNNVM presents the coarse-grained computing graph format XGraph to decouple the compiler with deep learning frameworks and hardware platforms to reduce the complexity to $O(N_o)$. As shown in Figs. 3(b) and 4, different deep learning frameworks have a great diversity of operations with different granularities, such as ① from Caffe and ④ from TensorFlow in Fig. 4. As shown in the second row in Fig. 3(b), XGraph has a similar format with Caffe and Pytorch but is a graph-level IR. DNNVM transforms the computing graphs from different deep learning frameworks into the course-grained XGraph by leveraging intrinsic fusion

such as the convolution + BN + scale, which can be precalculated, and point-wise fusion, such as convolution + ReLU. Additionally, dimension transformation operations are pruned or fused into the previous computation operation as well.

- 2) *Middle-End*: We recognize three types of operation fusion templates to maximize the utilization of locality and parallelism and optimize the pipeline. In the middle-end of DNNVM, we adopt graph-level optimizations. A heuristics subgraph isomorphism algorithm is designed to efficiently enumerate all fusion opportunities. In addition, using the directed acyclic graphs (DAGs) of computational operations, we design an efficient configuration parser based on a programming language named scheme [38] for these hypergraph IRs and automate the DRAM allocation, synchronization, and distribution according to these IRs. We primarily allocate DRAM for feature maps and parameters. The space allocated for the feature maps which are not depended by the following

operations can be freed, while the space for parameters, such as weights and bias are protected.

- 3) *Back-End*: In the back-end, we leverage a combination of **affine transformations**, such as hierarchical tiling using nested loops and pipelines. We search for the best choice of execution strategies by a heuristics shortest-path algorithm to maximize the utilization of locality and parallelism. Then, we map this execution strategy into our ISA IRs. Assembler transforms the instructions into the machine code.
- 4) *Runtime Support*: This module implements the execution instructions, built-in functions, and other fundamental behaviors of applications. Computations which are not supported by our hardware design are compiled by LLVM [22] or Halide [24] for acceleration. Machine code, the reshaped fixed-point parameters, CPU code, and float parameters are integrated in an executable and linking format (ELF) file. The executable file using hardware drivers achieve total control over the hardware platform for various applications.
- 5) *Validation Module*: First, at the beginning of the hardware design, we need to make a tradeoff between the accuracy loss and the hardware resources consumption to determine the shifting, truncation, and rounding methods. So we add specific functions to describe these modifications according to our hardware design. Second, for float point data, underlying libraries and the order of execution adopted by different deep learning frameworks influence the final results [39]. But in our design, all data in neural network is set to the fixed-point format with the same bit-width, and the execution order will not change the final results. We reimplement operations from different frameworks in fixed-point format and summarize the data layout and boundary condition of these operations. As a result, our validation tools can prevent even a one-bit difference between the results by the CPU and the results by the FPGA.

These modules are indispensable parts in a full-stack compiler design. We focus on the optimization methods in DNNVM in the following sections, especially the pipeline optimization and operation fusion of the entire computing graph.

IV. OPTIMIZATIONS

As mentioned above, DNNVM works in the context of deep learning frameworks and transforms the computing graph of CNN model into XGraph. Prior optimization approaches [40] usually consider each individual computation operation separately and start with the assumption that each operation loads the feature maps and parameters from the off-chip memory and then writes the intermediate results back to the off-chip memory. We make A_{comp} , A_{ac} denote the amount of computations and data exchange for each operation. We extend computation to communication (CTC) [40], which describes the computation operations per memory access to describe the influence of fusion. The total amount of computation is fixed when given a CNN, and the performance improvement is in proportion to the reduction in communication.

When given a CNN model with l operations. In previous studies, without operation fusion techniques, CTC would be

$$CTC = \frac{\sum_{i=0}^l A_{comp}}{\sum_{i=0}^l A_{ac}}. \quad (1)$$

Ideally, the buffers are sized to fit the entire feature maps and parameters. With the operation fusion

$$CTC = \frac{\sum_{i=0}^l A_{comp}}{\sum_{i=0}^l A_{ac} - \sum_{i=1}^{l-1} A_{ac}}. \quad (2)$$

Unfortunately, on-chip memory is often too small to store the required data of fused-operations, even is too small for a single operation. For example, VGG has 16 convolution layers with more than 100-MB parameters; however, Xilinx ZU2 has only 0.66 MB of on-chip BRAMs. To overcome this constraint, segmenting the CNN models into subgraphs is a potential solution. As a result, the first condition to be satisfied for fusion is that all feature maps and parameters required for a subgraph without tiling can be stored on-chip. In this case, we determine that more than two operations can be fused; the number of operations to be fused is not the limitation. Our heuristics start from each operation and then iterate over the computing graph to check for fusing opportunities.

Besides, we find that longitudinally adjacent operations, such as CONV + CONV, can avoid frequent data exchange with the off-chip memory and reduce the bandwidth requirement. The time consumed for fused-operations, such as CONV + POOL can be greatly reduced by the concurrent execution of communication and different computation blocks. Horizontally adjacent operations share the same input feature maps, which can be reused by different operations without reloading. Additionally, due to the coarse-grained attributes of XGraph, the generation process of XGraph can be seen as operation fusion. Fined-grained operations are fused into a complex operation. Dimension transformation operations such as flatten and concat can be pruned or fused into the previous operation.

Building on these considerations, we transform the XGraph generation and pipeline optimization into an operation fusion problem. We build a set of fusion templates, the second condition for fusion is that dependency among operations is predefined in our fusion templates shown in Fig. 3. Operations are fused when either of these two conditions is satisfied. We introduce the fusion templates in Section IV-A and present the our operation fusion opportunities traversal algorithm in Section IV-B.

A. Fusion Template

We recognize three categories of the operation fusion, as shown in right column of Fig. 3: 1) intrinsic fusion; 2) point-wise fusion; and 3) kernel fusion. The injective in templates can be convolution, pooling, nonlinear, deconvolution, depth-wise convolution, upsample, and reorganization in DNNVM.

1) *Intrinsic Fusion*: We fuse the parts of the graph that can be precomputed or statically determined. For example, the parameters of batch normalization and scale can be pre-computed, and these operations can be fused to the adjacent convolution. In addition, we fuse operations from different deep learning frameworks to a uniform grain. As shown in

Fig. 4, we fuse pad, weights, bias, conv2d, biasadd, and ReLU from TensorFlow to a single convolution operation in XGraph.

2) *Point-Wise Fusion*: We fully integrate the point-wise operations. A typical example is the ReLU after convolution. We set one-bit which denotes the nonlinear type in the instruction CONV. Each intermediate result achieved by convolution will be sent to the nonlinear module directly to avoid the kernel boot time and to reduce the time required for off-chip memory access.

3) *Kernel Fusion*: We leverage kernel fusion for data reuse. First, horizontally adjacent layers share the same input feature maps; as a result, input data does not need to be reloaded. Second, vertically fused-operations can avoid the exchange of intermediate results between on-chip buffers and off-chip memory. Third, different operations can be concurrently executed by different computation modules. In addition, dimension transformation and the reorganization of feature maps can be skipped by fusing operations of reshaping, such as concat and flatten, into the SAVE process of the previous operator or the LOAD process of the following operator.

Once the DNNVM obtained a computation graph from the deep learning frameworks, it needs to identify all possibilities of operation fusion. We leverage a subgraph isomorphism algorithm for fusion opportunities traversal.

B. Subgraph Isomorphism Algorithm

Use of the fusion template for traversal matching on the computation graph represented by XGraph is a subgraph isomorphism problem, which is a well-known NP-complete problem. Currently, operation fusion techniques on GPPs employ a greedy method for fusion template matching. However, if we greedily search for fusion opportunities, several valid and potentially profitable opportunities may be missed. The sequence of template searching influences the final performance. For example, as shown in Fig. 4(b), if we fuse ④ with ③, the combination of ④ and ⑤ will be missed.

Fortunately, due to the coarse-grained definition of XGraph, the searching space is not too large and there are only hundreds of nodes in a computing graph. So, we adopt a subgraph isomorphism algorithm to enumerate all fusion opportunities instead of greedy algorithms. Ullmann [41], vf2 [42], and boostIso [43] present several methods for subgraph isomorphism, and Lee *et al.* [44] compared their performances. We learn from these methods and apply a heuristic algorithm for our design.

The computing graph of the CNN model G is defined as a $\langle U, E, T \rangle$, where U is a set of vertexes, each vertex is a function that represents an operation in neural networks, E represents the edges which represent the dataflow dependency, and T is a labeling function that maps the type and configurations of one operation. We use the symbol Q to denote the set of fusion templates. $Q_i \in Q$, Q_i represents one candidate fusion template. v and b are the symbols for a query vertex and a query edge in one fusion template. The problem is to identify all distinct embeddings of Q_i in G .

In Algorithm 1, lines 2–7 *FilterCandidates* searches for candidate vertexes $C(v)$ in G that have the same type of v in Q_i ($[T(v) == T(C(v)) | C(v) \in G]$). There are several vertexes in a fusion template Q_i , so we need to determine the start point S_i in line 8. For example, the input computing graph G

Algorithm 1 Subgraph Isomorphism Algorithm

Input: Subgraph pattern template Q , $Q_i \in Q$;
Input: computing graph G , start point S_i ;
Output: all Subgraph isomorphisms of Q_i in G ;

```

1:  $M := \emptyset$ ;
2: for each  $v \in V(Q_i)$  do
3:    $C(v) := \text{FilterCandidates}(Q_i, G, v)$ ;
4:   if  $C(v) == \emptyset$  then
5:     return;
6:   end if;
7: end for
8:  $S_i := \text{DefineStartPoint}(Q_i, G)$ 
9:  $\text{SubgraphSearch}(Q_i, G, M, S_i, e, v, \dots)$ ;
10: DEF  $\text{SubgraphSearch}()$ :
11: if  $|M| == |V(Q_i)|$  then
12:   Return  $M$ ;
13: else
14:    $v := \text{NextQueryVertex}(S_i, Q_i)$ ;
15:    $C_v := \text{RefineCandidates}(v, C_v, G)$ ;
16:   for each  $u \in C_v$  do
17:     if  $\text{Matching}(u, v, \dots)$  then
18:        $\text{UpdateState}(M, v, u, \dots)$ 
19:        $\text{SubgraphSearch}(Q_i, G, M, v, \dots)$ 
20:     end if
21:   end for
22: end if

```

has 120 convolutions and 15 poolings. The fusion template is CONV + POOL. If we set the CONV as the start point, we need to explore the adjacent vertexes of 120 convolutions, if we set the POOL as the start point, only 15 poolings' adjacent vertexes need to be explored. Here we set the start point S_i to a type in Q_i that has the least number of occurrences to reduce the size of the recursive call tree. In lines 14 and 15, we select a vertex adjacent to the previously matched query vertex M by *NextQueryVertex*, a breadth-first search is implemented here. By using *RefineCandidates*, we prune any vertex u in C_v such that u is not adjacent to the previously matched vertex. u would not be pushed back into M (lines 17 and 18) unless u satisfies all query requirements, such as the type of the operation, the kernel size, and the stride. The edge that connects u with a previously matched vertex should have the same type with a corresponding edge in the query. The recursion stops (lines 11 and 12) when the algorithm obtains the complete solution (i.e., when $|M| = |V(Q_i)|$). Otherwise, the algorithm calls *NextQueryVertex* to select the query vertex $v \in V(Q_i)$, which has not been matched.

C. Tiling

In the first condition for fusion as mentioned above, no intermediate results are communicated between DDR and on-chip buffer. However, the size of required input data and intermediate results among fused-operations achieved by fusion templates may exceed the capacity of on-chip memory. Even on-chip memory is not sufficient for a single operation. Slicing along the feature maps should be taken into consideration. As depicted in Fig. 6, we make W and H represent the width and height, respectively, of an output feature map, where $F^{-1}(W)$ and $G^{-1}(H)$ denote the corresponding width




Fig. 5. Evaluation and path searching. By resolving configurations generated by DNNVM in scheme, DNNVM automatically evaluates implementation costs on-board or by simulator, and searches for the best choice of execution strategies by a heuristic algorithm.




Fig. 6. Details of tiling for a single convolution. The dimension of tile is set along input channel (④ and ⑤), height(⑥), and output channel (⑦). Parallelism = $inc_p \cdot h_p \cdot oc_p$ (①). Implementations along kernel (②) and width (③) are serial.

and height of an input feature map. We obtain the total amount of computations, which is a fixed number and can be calculated in (3) and the execution time can be depicted in (4)

$$A_{comp} = 2 \times k_w \cdot k_h \cdot IC \cdot OC \cdot H \cdot W \quad (3)$$

$$Time = \sum_{i=0}^n (LOAD_i + CONV_i + SAVE_i). \quad (4)$$

[$LOAD_i$, $CONV_i$, $SAVE_i$] represent the time used to load input and parameters, and compute and save results for achieving each tiled output feature maps, respectively. [T_w , T_h , T_{oc}] comprises a specific tile size combination for the width, height, and channel of output feature maps, respectively. n denotes the number of tiles. We can find slicing causes reloading of feature maps and parameters between two neighboring tiles. If n is large, the latency of reloading might be significantly unacceptable. As a result, we make the tiled size of the height and channel for output feature maps to be a fixed number and maximize the tiled size for output feature maps along the width according to (5) and (6). We can also extend this tiling rule for fused-operations with the constraint that the size of tiled input, output feature maps and all required parameters cannot exceed the capacity of corresponding on-chip buffers [B_{in} , $B_{weights}$, B_{out}], to determine the T_w

$$T_h = h_p, \quad T_{oc} = oc_p, \quad T_{ic} = inc_p \quad (5)$$

$$\begin{cases} T_w \cdot T_h \cdot T_{oc} \leq B_{out} \\ T_{ic} \cdot K_w \cdot K_h \cdot T_{oc} \leq B_{weights} \\ T_{ic} \cdot F^{-1}(T_w) \cdot T_h \leq B_{in} \end{cases} \quad (6)$$

As shown in Fig. 6, we take a single convolution as an example. The input feature maps are tiled along the height and channel with $T_h = h_p = 4$, $step_h = stride_h = 2$, and $T_{ic} = inc_p = 2$, the corresponding weights are tiled along input channel and output channel with $T_{ic} = ic_p$ and $T_{oc} = oc_p$. In Fig. 6①, we need to load $h_p \cdot inc_p \cdot F^{-1}(W)$ input feature maps and $ic_p \cdot oc_p$ weights. The point-wise multiplications between input feature maps and weights are implemented in parallel. In Fig. 6②, we load the same amount of input feature maps and weights by moving along the height then width with $length_h = kernel_h$, $length_w = kernel_w$, and $step = 1$ and achieve the intermediate results. In ③ and ④, we repeat this process along the width of input feature maps with $length = F^{-1}(W)$, $step = stride_w$ and the dimension of input_channel with $length = IC$, $step = ic_p$. The weights and feature maps which have been loaded on-chip can be reused and do not need to be reloaded. In ⑤, we sum the intermediate results along the input channel together and add the bias. We achieve $h_p \cdot oc_p \cdot W$ output feature maps at this moment. Similarly, we calculate along the dimension of height and output channel as shown in ⑥ and ⑦. On-chip buffers storing feature maps and parameters which are not dependent by the following implementations can be freed and reused.

V. EXECUTION PATH SEARCHING

As shown in Fig. 4(c), after we find all embeddings of Q_i in G , one operation can be performed by different fusion templates. For example, ② can be fused with ① and ⑤, but ② needs to be implemented only once. Thus, we need to determine the which fusion strategies are better. Two challenges

TABLE II
COMPARISON AMONG EVALUATION METHODS

Method	On-Board	Model	Simulator
Deviation	0%	5-10%	0%
Time	<1s	<1min	>10min

occur in this circumstance: 1) execution cost of each fused operation needs to be investigated and 2) due to the complex topologies of neural networks, combinatorial explosion occurs in searching the best choice of execution strategies. To solve these challenges, we present the following methods.

A. Fused-Operations Evaluation

To determine the best choice of execution strategies with existing fusion templates, we should investigate the cost of each fused operation, which denotes the execution time. As shown in Fig. 5(a), after parsing configurations written in our DSL, we employ three methods to evaluate the performance of these fused-operations. First, we can directly execute each subgraph by our hardware platforms, which is the simplest evaluation method and costs less than 1 s. Second, in the case of an offline evaluation, we leverage a model-driven method to estimate the cost. Instead of providing an empirical formula, we design a small neural network to fit the cost with a deviation between 5% and 10%. However, performance improvements of some optimizations like Fig. 5(d) and (e), are less than 5% and we give up this option as a result. Third, we design a cycle-accurate simulator so that the compiler optimization and hardware design can be synchronously designed and optimized. We record the number of cycles consumption for each hardware block according to our hardware design, and we can calculate the number of cycles required for each instruction. Then we insert each instruction into a time wheel after analyzing the dependencies among them. Unfortunately, it takes lots of efforts to make a software totally consistent with the behaviors of the hardware, and it is hard to extract the debugging information in a time wheel.

B. Heuristic Shortest Execution Path

Then we hope to obtain the execution strategies, with the smallest cost of performing all operations in the computing graph. First, we exchange the attributes of the node and the edge, as shown in Fig. 4(d). In this way, once operations can be fused, such as ① and ②, an additional edge ⑥ is inserted into the computing graph.

In Algorithm 2, lines 17–25 is a typical Floyd algorithm for finding shortest paths between two vertexes, which can be leveraged directly to search for the best choice of fusion strategy for CNNs with no branch like VGG [1] and YOLO [45]. To extend the algorithm to other computing graphs with branches, we set the operations that are dependent on more than one operation or by different operations to be barriers. We assume that fusion opportunities will never exist among operations via the barriers due to our fusion templates. Thus, we only need to determine the best choice of execution strategies among all pairs of barriers, as shown in Fig. 4(d). In Algorithm 2, $cost[i][j]$ denotes the execution time of operations from the i th node to the j th node.

Algorithm 2 ShortestPath Function

Input: computation graph G , $V \in G$, cost by evaluation
Output: the best choice of execution strategies with minimal cost

```

1: for each pair of adjacent barriers do
2:    $s :=$  start vertex
3:    $d :=$  destination vertex
4:   if have branch then
5:     for each  $branch_i$  do
6:        $cost[v_j][d] = \infty$  | ( $v_j$  points to  $d$  in other branches)
7:        $cost_i = \text{ShortestPath}(branch_i)$ 
8:       for other  $branch_j$  do
9:          $cost_j = \text{ShortestPath}(\text{from } s \text{ to } v_j)$ 
10:      end for
11:    end for
12:    the best choice of strategy = path of  $\min(cost_i + \sum cost_j)$ 
13:  else
14:    ShortestPath(between adjacent barriers)
15:  end if
16: end for
17: DEF ShortestPath():
18: for ( $k = 0$ ;  $k < |V|$ ;  $k++$ ) do
19:   for ( $i = 0$ ;  $i < |V|$ ;  $i++$ ) do
20:     for ( $j = 0$ ;  $j < |V|$ ;  $j++$ ) do
21:        $c = cost[i][k] + cost[k][j]$ 
22:        $cost[i][j] = cost[i][j] > c ? c : cost[i][j]$ 
23:     end for
24:   end for
25: end for

```

Unfortunately, a problem may occur at the barriers while we directly leverage the Floyd algorithm in our study. For example, as shown in Fig. 4(c), if we fuse operations denoted by ② and ⑤, the edge *data1* targeting *barrier1* and *data3* targeting *barrier1* in Fig. 4(d) should be pruned as ⑤ denotes an element-wise-add, which only needs to be implemented once. Additionally, horizontal fusion has a similar problem. In topologies such as Inception of GoogLeNet [3], convolutions that share the same input feature maps can be fused to avoid reloading the input data. Once these convolutions are fused, other edges that proceed from the input feature map should be pruned. In this paper, we enumerate these special cases at barriers (lines 5–10). As shown in Fig. 5(c), baseline without operation fusion costs 2.137 ms. By enumerating fusion opportunities at the bottom barrier in Fig. 5(d) and (e), our heuristic algorithm finds the best choice of fusion strategy e for the subgraph with existing fusion templates.

VI. EVALUATION

This section proposes onboard evaluation to test the DNNVM and emphasize the performance improvement by operation fusion methods using devices for both embedded applications and data centers.

A. Experimental Environment

As shown in Fig. 9, we employ Xilinx ZU2 ($ic_p = 24$, $oc_p = 12$, and $h_p = 4$) and ZU9 ($ic_p = 32$, $oc_p = 16$, and $h_p = 8$) FPGA devices to evaluate the DNNVM with operation fusion using our previously described designs. Our experiments are conducted on these devices. ZU2 is a low-cost FPGA chip that is commonly employed in embedded devices; it contains approximately 0.66 MB of on-chip storage. ZU9 has 4 MB of on-chip storage and targets data center scenarios.



Fig. 7. Optimized pipeline achieved by fusing the adjacent convolution and pooling by DNNVM.




Fig. 8. Optimized pipeline achieved by fusing one of convolutions and the adjacent eltwise-add by DNNVM.

TABLE III
PERFORMANCE IMPROVEMENT BY OPERATION FUSION ON ZU2@330 MHz (PEAK PERFORMANCE: 380 GOPs/s)

Benchmark	Compilation Cost						Results			
	Node Size	Graph Generation(ms)	Isomorphism Fusion(ms)	Compilation Jobs(s)	Evaluation (ms)	Auto Tuning(ms)	Baseline Perf(GOPs/s)	Greedy Fusion (GOPs/s)	Optimized Fusion (GOPs/s)	Speedup
VGG	32	0.389	9.28	28.266	189.833	0.647	325.5	331.5	334	1.03x
ResNet50	120	4.112	30.893	29.125	55.097	12.309	195.4	221.9	228.7	1.17x
ResNet152	358	18.125	145.023	72.151	141.553	70.53	212.5	233	244.1	1.15x
GoogLeNet	137	3.424	66.069	22.139	28.076	6.61	183.1	204.6	231.5	1.26x



Fig. 9. ZU9 (left) and ZU2 (right) FPGA devices.

Table III shows our benchmark CNN models. Selected CNNs are extensively employed in multiple applications, including face recognition, object recognition, classification, and tracking. As a result, VGG [1], Resnet [2], and GoogLeNet [3] are selected for comparison with other designs. We train all neural network models with Caffe and perform adjustments to convert feature maps, weights and biases to 8-bit points from a 32-bit floating point. Our data quantization method is similar with angel-eye [10], the radix position of the fixed point data in each layer is chosen differently and we adopt the quantization method with the best accuracy by enumerating possible solutions. We map all operations, with the exception of fully connected layers, onto FPGA accelerators. We demonstrate that our design guarantees the practicality for both embedded platforms and data centers. We synthesize the hardware logic with Vivado 2017.1.

B. Experimental Results

The most critical characteristic of an FPGA-based accelerator is the achieved performance of the system. Peak performance reveals the optimized design of the hardware platform, but the comparison between peak performance of multiple designs is meaningless in some degree because the hardware never achieves the peak performance for specific CNN models in practice. So, we implement typical CNN models and present achieved performance in practice. First, as shown in Tables III and IV, our baseline design implementing instructions generated by DNNVM without pipeline optimizations on ZU2@330 MHz. Baseline implementations have achieved appealing performance and the optimized implementations by leveraging operation fusion improves the throughput further.

1) *Throughput Improvement by the Operation Fusion:* To analyze the performance improvement by the operation fusion and pipeline optimizations, we test instructions generated by DNNVM on ZU2@330 MHz. As shown in Fig. 7, we fuse one adjacent convolution and pooling in GoogLeNet-v1[3]. The input feature maps are sliced to fit the capacity of on-chip memory. The intermediate data calculated by the convolution will not be stored to off-chip memory; thus, LOAD and SAVE between CONV and POOL can be skipped. As soon as an output feature map is achieved, SAVE is implemented which can be hidden in computations. In addition, LOAD, SAVE, CONV, and POOL can be concurrently performed. We set the input feature map to be $28 \times 28 \times 32$, the convolution kernel size to be 5×5 , the pooling kernel size to be 3×3 , the stride of them to be 1, and the output feature map to

TABLE IV
OVERALL PERFORMANCE COMPARISONS TO OTHER DESIGNS LEVERAGING OPERATION FUSION

Benchmark	Comparison to Fusion Designs					Comparison to Compilers					
	fpgaConvNet[15]	fuse1[33]	fuse2[34]	Ours	Ours	Snowflake[20]	DnnWeaver[13]	xfDNN[14]	DLA[21]	Ours	Ours
Platform	XC7Z045	XC7Z045	XC7Z045	XC7Z020	ZU2	XC7Z045	XC7Z020	VU9P	Arria10	1150	ZU9
Batch	1	1	1	1	1	1	1	16	-	-	1
Frequency(MHz)	125	100	100	200	330	250	150	500	450	500	330
On-chip memory(MB)	2.4	2.4	2.4	0.5	0.66	2.4	0.6	8.9+35	-	4	4
Arithmetic Precision	16bit	float32	16bit	8bit	8bit	16bit	float32	8bit	minifloat	8bit	8bit
VGG(OPs/s)	155.8G	162G	230G	204G	334G	-	31.35G	2.54T	-	1.78T	2.82T
ResNet50(OPs/s)	-	-	-	130G	228.7G	35.2G	-	1.29T	-	0.68T	1.38T
Googlenet(OPs/s)	181G	-	-	134G	231.5G	-	-	2.07T	2.8T	0.7T	1.41T

be $28 \times 28 \times 256$. According to 3, the total workloads are 0.32 GOPs, and according to 1 and 2, data transfer is 6.27 KB. On ZU2, 0.375 ms is needed for this convolution operation, and 0.242 ms is needed for the following pooling operation. The fusion methodology reduces the total data transfer by 64% and achieves a $1.67\times$ speedup.

In Fig. 8, the element-wise-add operation needs to load the results from different convolution operations. The large amount of data exchange is one of the main types of overhead. As we fuse one adjacent convolution with the element-wise-add in Resnet50, SAVE 1, and LOAD 3 can be skipped. Tiling is used to fit the data into on-chip buffers. Communications and computations are implemented by different blocks concurrently. On ZU2, we need 0.467 and 0.463 ms for the convolutions, and an extra 0.833 ms is required for the element-wise-add. Fortunately, after fusing element-wise-add with one of the prior convolutions, the total execution time can be reduced to 1.039 ms. Fusion of convolution and element-wise-add achieves a $2.2\times$ speedup and a 36.4% reduction of data transfer compared with the primitive serial implementations.

Table III shows the execution time of the compilation process and the on-board execution time of the generated instructions for entire CNN models. The results show that our operation fusion techniques outperform greedy algorithms and provide a speedup from $1.03\times$ to $1.26\times$ than naïve implementations generated by DNNVM. To further analyze how much the operation fusion can improve the resource utilization, we calculate the average performance normalized by the peak performance. In Table III, the resource utilization rate [achieved performance/peak performance (380 GOPs/s)] increases by 10% and 20% on ResNet and GoogLeNet, respectively, but only approximately 2% on VGG. Due to the variety of operations and complex topology in ResNet and GoogLeNet, operation fusion keeps the computation blocks busy and hides communication in computations, as shown in Fig. 8. However, VGG only has convolution and pooling and their original resource utilization is approximately 90%; thus, the improvement is not impressive. Table III indicates that compilation jobs and corresponding optimizations only cost dozens of seconds, which has a minimal impact on the entire deployment process. Our heuristic fusion algorithm can effectively improve the performance of complex neural networks with minimal compilation cost.

In this paper, meaningful and fair comparisons require designs that leverage pipeline optimizations, especially operation fusion for the same CNN that targets the same FPGA device. It is hard to satisfied all requirements as mentioned, thus, we choose designs that leverage fusion technology on

FPGA platforms as analogous as possible. We compare our design with them on either the hardware side or the compiler side. Additionally, the frequency of some hardware designs may be different and cannot be improved due to the lack of hardware resources, so we compare our design with others at their highest frequency reported in the literature.

2) *Comparison to Fusion Designs*: As shown in Table IV, fpgaConvNet [15], fuse1 [33], and fuse2 [34] optimize throughput on the hardware side, and fuse different operations into a single block. fpgaConvNet [15] proposes the alternative exploitation of the capabilities of FPGAs and implements partitioning of a CNN along the depth into several subgraphs and then maps each subgraph into a different bitstream. Although reconfiguration overheads are added, fpgaConvNet achieves 48.53 GOPs/s for VGG on Zynq XC7Z020 and 155 GOPs/s on Zynq XC7Z045. Fuse1 [33] focuses on optimizing the external memory bandwidth utilization. This fused-layer accelerator reduces memory transfer from 77 to 3.6 MB for VGG. Unfortunately, this design requires 6.5% additional clock cycles with fusion. Fuse2 [34] explores algorithms to determine the fusion strategy for each layer; they explore fusion possibility by the branch and bound algorithm, depending on the hardware resources, bandwidth, and workloads. Heterogeneous achieves 76.9 and 230 GOPs/s for Alexnet and VGG, respectively. Table V provides the detailed utilization of hardware resources of our design on different platforms. We only use 25% BRAMs, 24% DSP, 33% FF, and 14% LUT on ZU2 compared with the fusion design [34] on Zynq XC7Z045 but achieves $1.45\times$ throughput and $1.8\times$ energy efficiency even with the substantially smaller on-chip memory on ZU2. As leveraging fusion on the software side simplifies the hardware design, we can focus on optimizing frequency and resource utilization. In addition, we can more efficiently scale to deeper and more complicated CNNs by adjusting instructions with equivalent performance compared with these fusion designs.

3) *Comparison to Compilers*: As shown in Table IV, Snowflake [20], DnnWeaver [13], VTA [16] (not in Table IV), xfDNN [14], and DLA [21] propose an FPGA-based design and optimize the implementations on the software side. Their compilers leverage fusion with a computing graph, loops, or co-optimizations. Snowflake and DnnWeaver provide a powerful compiler; however, their final performance cannot be guaranteed. VTA explores the simultaneous utilization of compute and memory resources by reducing the inference time of ResNet18 from more than 3 s to less than 0.5 s. Currently, xfDNN and DLA have shown a state-of-the-art performance. xfDNN adopts VU9P, which has 8.9-MB BRAMs and more

TABLE V
DETAILED UTILIZATION OF HARDWARE RESOURCES

	fuse1[33]	fuse2[34]	Ours	Ours
Platform	Zynq 7045	Zynq 7045	ZU2	ZU9
BRAM(18k)	703	909	235	1494
DSP	784	824	194	1542
FF	90854	120957	39597	236970
LUT	118400	155886	21952	117810
Power(W)	9.4	9.4	7.5	22.8
Energy Efficiency (GOPs/s/W)	17.25	24.42	44.5	123.7

than 35-MB ultra-RAMs. As a result, xFDNN can preload a large number of parameters and feature maps onto on-chip memory to avoid the data exchange. Larger batch than 1 contributes to the performance improvement in xFDNN and more data reuse of parameters. We outperform xFDNN on VGG and ResNet50. DLA is the most efficient acceleration on GoogLeNet. Unfortunately, we achieve a substantially lower performance than that of xFDNN and DLA on GoogLeNet. First, our frequency is limited to 330 MHz for batch 3 on ZU9 due to a lack of wiring resources. Second, GoogLeNet has many layers with small-scaled feature maps, frequent data exchange is caused by a substantially smaller on-chip memory than xFDNN and DLA, and cannot be hidden by fusion. Third, bandwidth saturation also causes a performance gap.

VII. RELATED WORK

Many domains in machine learning benefit from CNN algorithms. Due to the high computation complexity of a CNN, multiple compiler infrastructures occur, and various compiler technologies are employed to improve the throughput on GPPs or on specialized processors.

For GPP compilers, a side-effect free representation of operations, applicability and generality to different deep learning frameworks, and optimized scheduling are highlighted. Intel nGraph [46] and Google XLA [47] have the role of a bridge between deep learning frameworks and hardware back-ends. nGraph utilizes MKL-DNN to produce highly optimized implementations on CPUs and the PTX-emitting back-end of the LLVM to generate assembly code for GPUs. The XLA compiler acts as a back-end for TensorFlow. TVM [27] proposes an ahead-of-time compiler that supports multiple front-ends and hardware platforms. These compilers adopt high-level computing graphs and leverage fusion across layers based on predetermined rules. Auto-scheduling algorithms have gradually attracted a substantial amount of attention and provide appealing productiveness. Tensor comprehension [29] adopts polyhedral IRs TC and employs a genetic search of affine transformation options (e.g., tile sizes, loop fusion, and scheduling strategies). PolyMage [25] introduces fusion methods with loop nests and determines the rules of fusion and the range of tiling sizes to ensure a small auto-tuning space. Mullapudi *et al.* [26] introduced an automatic fusion and tiling selecting method for Halide [24]. Jangda and Bondhugula [23] developed a cost function for evaluating all valid fusion opportunities in only $O(n^2)$ time instead of $O(2^n)$. In this way, all potentially profitable fusion opportunities will be considered compared with greedy algorithms [25], [26].

Similarly, to accelerate a CNN on specialized accelerators, the expressive IRs and an optimized schedule to enhance data

locality and parallelism are important. To leverage operation fusion and other pipeline strategies, several FPGA-based accelerators adopt a Streaming Architecture [48] and are optimized on the hardware side. Alwani *et al.* [33], Xiao *et al.* [34], and fpgaConvNet [15] instantiated a fusion design with full consideration of hardware resources. Although they achieve appealing performance for dedicated neural networks, the scaling of these designs to deeper networks is difficult on a resource-limited platform, and reconfiguration overheads are introduced when switching to other models or applications.

Other accelerators leverage co-optimization upon hardware and software in a single computation engine [48]. Compilers are designed to map NNs into instructions that are loaded on custom FPGA-based devices. These designs simplify the hardware design and usability of applications. Writing algorithms in compilers to maximize the hardware throughput can be more efficient. Additionally, instruction-based computation blocks can be reused for various operations. FP-DNN [49] converts convolution into matrix multiplication and uses C++ for host. However, communication strategies need to be carefully designed, a long compilation process is needed to realize these optimizations, even with HLS. VTA [16] together with TVM adopts fusion technology named task-level pipeline parallelism to generate optimized instruction chains. The main challenges of TVM/VTA lie in the combinatorial explosion of the fusion opportunities, and which fusion sequence is the optimal execution strategy has not been determined. Xilinx and Intel propose xFDNN [14] and DLA [21], respectively, as a tool chain to deploy CNN on custom accelerators and achieve the state-of-the-art throughput. They fuse many adjacent layers, and the weights and bias of these layers can be preloaded due to the large on-chip memory capacity. However, public evidence of their feasibility on platforms with less on-chip memory is not available.


VIII. CONCLUSION

In this paper, we proposed the end-to-end compiler infrastructure DNNVM. DNNVM is an integration of optimizers for framework-independent XGraph, loops and data layouts, an assembler, a runtime supporter, and a validation environment. All modules in DNNVM are indispensable parts in a full-stack compiler design. Due to the high baseline throughput of hardware design, even one per cent performance improvement is hard to be achieved. We transform the optimization problems in compiler infrastructure, such as data layout and pipeline optimization, into several graph-level problems and leverage heterogeneous optimizations on the software side. Thus, our flexible hardware structure with DNNVM takes advantage of both software programmability and efficiency of custom hardware. We achieve state-of-the-art performance over VGG and Resnet50 with much lower hardware resources consumption. On GoogLeNet with operation fusion, we achieve a maximum of $1.26\times$ the speedup of naïve implementations. The hardware design principle and heterogeneous optimization algorithms (including all the fusion methods) can be extended to other FPGA-based CNN accelerators.

REFERENCES

- [1] K. Simonyan and A. Zisserman, "Very deep convolutional networks for large-scale image recognition," in *Proc. 3rd Int. Conf. Learn. Represent. (ICLR)*, San Diego, CA, USA, May 2015. [Online]. Available: <http://arxiv.org/abs/1409.1556>

- [2] K. He, X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition," in *Proc. CVPR*, 2016, pp. 770–778.
- [3] C. Szegedy *et al.*, "Going deeper with convolutions," in *Proc. CVPR*, 2015, pp. 1–9.
- [4] A. G. Howard *et al.*, "MobileNets: Efficient convolutional neural networks for mobile vision applications," *CoRR*, vol. abs/1704.04861, 2017. [Online]. Available: <http://arxiv.org/abs/1704.04861>
- [5] D. Chen, J. Cong, S. Gurumani, W.-M. Hwu, K. Rupnow, and Z. Zhang, "Platform choices and design demands for IoT platforms: Cost, power, and performance tradeoffs," *IET Cyber Phys. Syst. Theory Appl.*, vol. 1, no. 1, pp. 70–77, 2017.
- [6] Y. Liu, Y. Wang, R. Yu, M. Li, V. Sharma, and Y. Wang, "Optimizing CNN model inference on CPUs," in *Proc. USENIX Annu. Tech. Conf. (USENIX ATC)*, Renton, WA, USA, Jul. 2019, pp. 1025–1040. [Online]. Available: <https://www.usenix.org/conference/atc19/presentation/liu-yizhi>
- [7] N. P. Jouppi *et al.*, "In-datacenter performance analysis of a tensor processing unit," in *Proc. ISCA*, 2017, pp. 1–12.
- [8] Intel. (2019). *Nervana*. [Online]. Available: <https://www.intel.ai>
- [9] R. Zhao, H.-C. Ng, W. Luk, and X. Niu, "Towards efficient convolutional neural network for domain-specific applications on FPGA," in *Proc. IEEE FPL*, 2018, pp. 147–154.
- [10] K. Guo *et al.*, "Angel-eye: A complete design flow for mapping CNN onto customized hardware," in *Proc. VLSI*, 2016, pp. 24–29.
- [11] Intel. (2019). *Next-Level Computing Powered by Intel AI*. [Online]. Available: <https://ai.intel.com>
- [12] Nvidia. (2019). *Volta*. [Online]. Available: <https://nvidia.com/en-us/data-center/volta-gpu-architecture>
- [13] H. Sharma *et al.*, "From high-level deep neural models to FPGAs," in *Proc. MICRO*, 2016, pp. 1–12.
- [14] Xilinx. (2019). *Adaptive Machine Learning Acceleration*. [Online]. Available: <https://www.xilinx.com/applications/megatrends/machine-learning.html>
- [15] S. I. Venieris and C.-S. Bouganis, "fpgaConvNet: Automated mapping of convolutional neural networks on FPGAs," in *Proc. FPGA*, 2017, pp. 291–292.
- [16] T. Moreau, T. Chen, Z. Jiang, L. Ceze, C. Guestrin, and A. Krishnamurthy, "VTA: An open hardware-software stack for deep learning," *CoRR*, vol. abs/1807.04188, 2018. [Online]. Available: <http://arxiv.org/abs/1807.04188>
- [17] S. Zhang *et al.*, "Cambricon-X: An accelerator for sparse neural networks," in *Proc. MICRO*, 2016, pp. 1–12.
- [18] Y. Wang, J. Xu, Y. Han, H. Li, and X. Li, "DeepBurning: Automatic generation of FPGA-based learning accelerators for the neural network family," in *Proc. DAC*, 2016, p. 110.
- [19] J. E. Stone, D. Gohara, and G. Shi, "OpenCL: A parallel programming standard for heterogeneous computing systems," *Comput. Sci. Eng.*, vol. 12, no. 3, pp. 66–73, May/Jun. 2010.
- [20] A. X. M. Chang, A. Zaidy, V. Gokhale, and E. Culurciello, "Compiling deep learning models for custom hardware accelerators," *CoRR*, vol. abs/1708.00117, 2017. [Online]. Available: <http://arxiv.org/abs/1708.00117>
- [21] M. S. Abdelfattah *et al.*, "DLA: Compiler and FPGA overlay for neural network inference acceleration," in *Proc. IEEE FPL*, 2018, pp. 411–418.
- [22] OpenSource. (2019). *LLVM*. [Online]. Available: <https://llvm.org>
- [23] A. Jangda and U. Bondhugula, "An effective fusion and tile size model for optimizing image processing pipelines," in *Proc. PoPP*, 2018, pp. 261–275.
- [24] J. Ragan-Kelley, C. Barnes, A. Adams, S. Paris, F. Durand, and S. Amarasinghe, "Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines," *ACM SIGPLAN Notices*, vol. 48, no. 6, pp. 519–530, 2013.
- [25] R. T. Mullapudi, V. Vasista, and U. Bondhugula, "PolyMage: Automatic optimization for image processing pipelines," in *Proc. ASPLOS*, 2015, pp. 429–443.
- [26] R. T. Mullapudi, A. Adams, D. Sharlet, J. Ragan-Kelley, and K. Fatahalian, "Automatically scheduling halide image processing pipelines," *ACM Trans. Graph.*, vol. 35, no. 4, p. 83, 2016.
- [27] T. Chen *et al.*, "TVM: An automated end-to-end optimizing compiler for deep learning," in *Proc. 13th USENIX Symp. Oper. Syst. Design Implement. (OSDI)*, Carlsbad, CA, USA, Oct. 2018, pp. 578–594. [Online]. Available: <https://www.usenix.org/conference/osdi18/presentation/chen>
- [28] R. Wei, L. Schwartz, and V. Adve, "DLVM: A modern compiler infrastructure for deep learning systems," in *Proc. 6th Int. Conf. Learn. Represent. (ICLR)*, Vancouver, BC, Canada, Apr./May 2018. [Online]. Available: <https://openreview.net/forum?id=HJxPq4yww>
- [29] N. Vasilache *et al.*, "Tensor comprehensions: Framework-agnostic high-performance machine," *CoRR*, vol. abs/1802.04730, 2018. [Online]. Available: <http://arxiv.org/abs/1802.04730>
- [30] Y. Jia. (2019). *Caffe*. [Online]. Available: <http://caffe.berkeleyvision.org/>
- [31] J. Redmon. (2019). *DarkNet*. [Online]. Available: <https://pjreddie.com/darknet/>
- [32] M. Abadi, "TensorFlow: Large-scale machine learning on heterogeneous distributed systems," *CoRR*, vol. abs/1603.04467, 2016. [Online]. Available: <http://arxiv.org/abs/1603.04467>
- [33] M. Alwani, H. Chen, M. Ferdman, and P. Milder, "Fused-layer CNN accelerators," in *Proc. MICRO*, 2016, pp. 1–12.
- [34] Q. Xiao, Y. Liang, L. Lu, S. Yan, and Y.-W. Tai, "Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs," in *Proc. DAC*, 2017, p. 62.
- [35] A. Zhou, A. Yao, Y. Guo, L. Xu, and Y. Chen, "Incremental network quantization: Towards lossless CNNs with low-precision weights," *CoRR*, vol. abs/1702.03044, 2017. [Online]. Available: <http://arxiv.org/abs/1702.03044>
- [36] R. P. Tidwell, "Alpha blending two data streams using a DSP48 DDR technique," Application Note XAPP706, Xilinx, San Jose, CA, USA, Mar. 2005.
- [37] V. Y. Fu, W. Ephrem, and V. Kathail, "Embedded vision with INT8 optimization on Xilinx devices, (v1.0.1)," Xilinx, San Jose, CA, USA, Rep. WP490, Apr. 2017.
- [38] MIT. (2003). *Scheme*. [Online]. Available: <https://groups.csail.mit.edu/mac/projects/scheme/>
- [39] Baidu. (2019). *PaddlePaddle*. [Online]. Available: <http://www.paddlepaddle.org/>
- [40] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, "Optimizing FPGA-based accelerator design for deep convolutional neural networks," in *Proc. ACM FPGA*, 2015, pp. 161–170.
- [41] J. R. Ullmann, "An algorithm for subgraph isomorphism," *J. ACM*, vol. 23, no. 1, pp. 31–42, 1976.
- [42] L. P. Cordella, P. Foggia, C. Sansone, and M. Vento, "A (sub)graph isomorphism algorithm for matching large graphs," *IEEE Trans. Pattern Anal. Mach. Intell.*, vol. 26, no. 10, pp. 1367–1372, Oct. 2004.
- [43] X. Ren and J. Wang, "Exploiting vertex relationships in speeding up subgraph isomorphism over large graphs," *Proc. VLDB Endow.*, vol. 8, no. 5, pp. 617–628, 2015.
- [44] J. Lee, W.-S. Han, R. Kasperovics, and J.-H. Lee, "An in-depth comparison of subgraph isomorphism algorithms in graph databases," *Proc. VLDB Endow.*, vol. 6, no. 2, pp. 133–144, 2013.
- [45] J. Redmon and A. Farhadi, "YOLOv3: An incremental improvement," *CoRR*, vol. abs/1804.02767, 2018. [Online]. Available: <http://arxiv.org/abs/1804.02767>
- [46] S. Cyphers *et al.*, "Intel nGraph: An intermediate representation, compiler, and executor for deep learning," *CoRR*, vol. abs/1801.08058, 2018. [Online]. Available: <http://arxiv.org/abs/1801.08058>
- [47] Google. (2019). *XLA Overview*. [Online]. Available: <https://tensorflow.org/performance/xla/>
- [48] S. I. Venieris, A. Kouris, and C.-S. Bouganis, "Toolflows for mapping convolutional neural networks on FPGAs: A survey and future directions," *ACM Comput. Surveys*, vol. 51, no. 3, p. 56, 2018.
- [49] Y. Guan *et al.*, "FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates," in *Proc. FCCM*, 2017, pp. 152–159.



Yu Xing received the M.S. degree from the Department of Electronic Engineering, Tsinghua University, Beijing, China.

He is a Senior Software Engineer with the Department of Architecture, Xilinx, Inc., Beijing. His current research interests include compiler and software optimization for neural network acceleration.



Shuang Liang received the B.S. and Ph.D. degrees from the Institute of Microelectronics, Tsinghua University, Beijing, China, in 2011 and 2018, respectively.

He was a Visiting Scholar with the Department of Computing, Imperial College London, London, U.K., in 2016. He is currently a Post-Doctoral Researcher with the Department of Electronic Engineering, Tsinghua University. His current research interests include reconfigurable computing, hardware acceleration of machine learning algo-

rithms, and distributed systems.



Lingzhi Sui received the B.S. degree from Tsinghua University, Beijing, China, in 2016.

He is currently the Leader of the Architecture Group, DeePhi Technology, Beijing, now part of Xilinx. His current research interests include compiler, network optimization, and scheduling for hardware neural network acceleration.



Xijie (Jason) Jia received the M.S. degree from Tsinghua University, Beijing, China, in 2016.

He is currently with Xilinx, Inc., Beijing. His current research interests include development and optimization of hardware neural network acceleration.




Jiantao Qiu received the B.S. degree in electronic engineering from Tsinghua University, Beijing, China, in 2015, where he is currently pursuing the Ph.D. degree with the Center for Brain-Inspired Computing Research.

His current research interests include computing architecture, reinforcement learning, and system scheduling.




Xin (Sam) Liu received the B.S. degree from PLA Information Engineering University, Zhengzhou, China, in 2003, the M.E. degree from Peking University, Beijing, China, in 2010, and the M.S. degree from Oregon State University, Corvallis, OR, USA, in 2014.

He is currently a Staff Engineer with Xilinx, Inc., Beijing. His current research interests include machine learning framework, generic object detection, and augmented reality.



Yushun Wang received the M.S. degree from the Beijing University of Posts and Telecommunications, Beijing, China, in 2017.

He is a Senior Engineer with DeepPhi Technology, Beijing, now part of Xilinx. His current research interests include compiler and simulator of neural network.



Yi Shan received the joint Ph.D. degree in electronic science and technology from Tsinghua University, Beijing, China, and Imperial College London, London, U.K.

He has been engaged in research work with Microsoft Research, Redmond, WA, USA, IBM Research, Yorktown Heights, NY, USA, and Baidu Research, Sunnyvale, CA, USA. He is the Senior Director of AI Engineering with Xilinx, Inc., Beijing, and the former CTO and a Partner of DeePhi Technology, Beijing, and fully responsible for the

technical development and the management of AI engineering and production teams with over 100 people. He led the team to develop deep processing units and its hardware and software systems based on FPGA for AI applications. Currently, DeePhi's products are widely used in advanced driver assistance systems, smart surveillance, data center, and other fields. Due to these innovations, DeePhi is acquired by Xilinx.

Dr. Shan was a recipient of the IBM Ph.D. Fellowship. He was selected as an outstanding talents program in Beijing. In the development and application of the original innovation technology in frontier industries, such as artificial intelligence, he has achieved a number of scientific and technological achievements.



Yu Wang (S'05–M'07–SM'14) received the B.S. and Ph.D. (Hons.) degrees from Tsinghua University, Beijing, China, in 2002 and 2007, respectively.

He is currently a Tenured Professor with the Department of Electronic Engineering, Tsinghua University. He has authored and coauthored over 200 papers in refereed journals and conferences. His current research interests include brain-inspired computing, application-specific hardware computing, parallel circuit analysis, and power/reliability aware system design methodology.

Prof. Wang was a recipient of the Best Paper Award in ASPDAC 2019, FPGA 2017, NVMSA 2017, and ISVLSI 2012, and the Best Poster Award in HEART 2012 with nine best paper nominations in DATE18, DAC17, ASPDAC16, ASPDAC14, ASPDAC12, and two in ASPDAC10, ISLPED09, and CODES09, the DAC Under 40 Innovator Award in 2018, and the IBM X10 Faculty Award in 2010. He served as the TPC Chair for ICFPT 2011 and 2019, and ISVLSI2018; the Finance Chair for ISLPED 2012–2016; the Track Chair for DATE 2017–2019 and GLSVLSI 2018; and a Program Committee Member for leading conferences in these areas, including top EDA conferences, such as DAC, DATE, ICCAD, and ASP-DAC, and top FPGA conferences, such as FPGA and FPT. He currently serves as the Co-Editor-in-Chief for the ACM SIGDA E-Newsletter, an Associate Editor for the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, and the *Journal of Circuits, Systems, and Computers*, and a Special Issue Editor of *Microelectronics Journal*. He also serves as a Guest Editor for the *Integration, the VLSI Journal* and the IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS. He has given over 60 invited talks in industry/academia. He is currently with the ACM Distinguished Speaker Program. He is a Senior Member of ACM.