WES 237C - Hardware for Embedded Systems, Kastner Project 4,

Project: Fast Fourier Transform (FFT) and OFDM Receiver

Ricardo Lizárraga

rilizarraga@ucsd.edu PID: A69028483

Submit to:

Ryan Charles Kastner (TA) Zhenghua Ma (TA) Abarajithan Gnaneswaran

fft1024 Baseline

TEST BENCH: PASS

```
024 1016
                                                                   127.000000 0.000000
                                                        1025 1017
                                                                   639.000000 0.000000
1026 1018
                                                                   383.000000 0.000000
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
                                                        1027 1019
                                                                   895.000000 0.000000
    Compiling ../../../fft test.cpp in debug mode
                                                         1028 1020
                                                                   255.000000 0.000000
    Compiling ../../../fft.cpp in debug mode
                                                        1029 1021
                                                                   767.000000 0.000000
    Generating csim.exe
                                                        1030 1022
                                                                   511.000000 0.000000
6 INPUTS
                                                        1031 1023
                                                                   1023.000000 0.000000
7 Printing FFT Output
                                                        1032 Comparing against output data
         0.000000
                    0.000000
         512.000000 0.000000
                                                              RMSE(R)
                                                                              RMSE(I)
         256.000000 0.000000
                                                        1035 0.047008574008942 0.013548693619668
11
         768.000000 0.000000
12
         128.000000 0.000000
         640.000000 0.000000
                                                        1038 PASS: The output matches the golden output!
         384.000000 0.000000
                                                        1040 INFO: [SIM 1] CSim done with 0 errors.
         896.000000 0.000000
                                                        64.000000
                    0.000000
17
         576.000000 0.000000
         320.000000 0.000000
```

Target	Estimated	Uncertainty
10.00 ns	7.256 ns	2.70 ns

```
bit_reverse(in_R, in_I, Stage0_R, Stage0_I);
fft_stage_first(Stage0_R, Stage0_I, Stage1_R, Stage1_I);
fft_stages<2>(Stage1_R, Stage1_I, 2, Stage2_R, Stage2_I);
fft_stages<3>(Stage2_R, Stage2_I, 3, Stage3_R, Stage3_I);
fft_stages<4>(Stage3_R, Stage3_I, 4, Stage4_R, Stage4_I);
fft_stages<5>(Stage4_R, Stage4_I, 5, Stage5_R, Stage5_I);
fft_stages<6>(Stage5_R, Stage5_I, 6, Stage6_R, Stage6_I);
fft_stages<7>(Stage6_R, Stage6_I, 7, Stage7_R, Stage7_I);
fft_stages<8>(Stage7_R, Stage7_I, 8, Stage8_R, Stage8_I);
fft_stages<9>(Stage8_R, Stage8_I, 9, Stage9_R, Stage9_I);
fft_stage_last(Stage9_R, Stage9_I, buf_o_R, buf_o_I);
```




Figure 1: A staged implementation of a 1024 FFT. Bit reversal is followed by 10 stages of butterfly computations. This architecture is capable of pipeline both within the stages and across the stages.

An example of the bit reversed data for an 8 point FFT is as follows:

Input Decimal Address	Input Binary Address	Reversed Binary Address	Reversed Decimal Address				
0	000	000	0				
1	001	100	4				
2	010	010	2				
3	011	110	6				
4	100	001	1				
5	101	101	5				
6	110	011	3				
7	111	111	7				

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
▼ @ fft					273932	2.739E6		136450		dataflow	98	234	25653	38194	0
▶ ⊚ bit_reverse					1026	1.026E4		1026		no	0	0	25	66	0
▶ ⊚ fft_stage_first					529	5.290E3		529		no	0	18	2303	3206	0
▶ ⊚ fft_stages_1					1067	1.067E4		1067		no	2	24	2592	3852	0
▶ ⊚ fft_stages_2					2133	2.133E4		2133		no	2	24	2594	3854	0
▶ ⊚ fft_stages_3				=	4265	4.265E4	12	4265		no	2	24	2596	3856	0
▶ ⊚ fft_stages_4					8529	8.529E4		8529		no	2	24	2598	3857	0
▶ ⊚ fft_stages_5					17057	1.710E5		17057		no	2	24	2600	3858	0
▶ ⊚ fft_stages_6					34113	3.410E5		34113		no	2	24	2602	3859	0
▶ ⊚ fft_stages_7					68225	6.820E5		68225		no	2	24	2604	3860	0
▶ ⊚ fft_stages					136449	1.364E6		136449		no	2	24	2606	3859	0
▶ ⊚ fft_stage_last				*	529	5.290E3		529		no	2	24	2513	3765	0

fft1024_Best Optimizations

const DTYPE W_real[]={1.000000, 0.999981,0.999925,0.999831,0.999699,0.999529,0.999322,0.999078,0.998795,0.998476,0.998

const DTYPE W_imag[]={-0.0000000,-0.006136,-0.012272,-0.018407,-0.024541,-0.030675,-0.036807,-0.042938,-0.049068,-0.05519

• **Memory partitioning:** #pragma HLS ARRAY_PARTITION is used to partition an array into multiple smaller arrays with more number of ports for read and write operations. This results in improved throughput of the design.

```
DTYPE in R[SIZE], in I[SIZE];
   DTYPE StageO R[SIZE], StageO I[SIZE];
   DTYPE Stagel R[SIZE], Stagel I[SIZE];
   DTYPE Stage2 R[SIZE], Stage2 I[SIZE];
   DTYPE Stage3 R[SIZE], Stage3 I[SIZE];
   DTYPE Stage4 R[SIZE], Stage4 I[SIZE];
   DTYPE Stage5 R[SIZE], Stage5 I[SIZE];
   DTYPE Stage6 R[SIZE], Stage6 I[SIZE];
   DTYPE Stage7 R[SIZE], Stage7 I[SIZE];
   DTYPE Stage8 R[SIZE], Stage8 I[SIZE];
   DTYPE Stage9 R[SIZE], Stage9 I[SIZE];
   DTYPE buf o R[SIZE], buf o I[SIZE];
   const int Factor = fac ary;
pragma HLS ARRAY PARTITION variable = in R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = in I type = cyclic factor = Factor
#pragma HLS ARRAY PARTITION variable = StageO R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage1 R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stagel I type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage2 I type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage3 R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage3 I type = cyclic factor = Factor
*pragma HLS ARRAY PARTITION variable = Stage4 I type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage5 R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage5 I type = cyclic factor = Factor
'pragma HLS ARRAY PARTITION variable = Stage6 R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage6 I type = cyclic factor = Factor
#pragma HLS ARRAY PARTITION variable = Stage7 R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage7 I type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage8 R type = cyclic factor = Factor#
pragma HLS ARRAY PARTITION variable = Stage8 I type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage9 R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = Stage9 I type = cyclic factor = Factor
#pragma HLS ARRAY PARTITION variable = buf o R type = cyclic factor = Factor
pragma HLS ARRAY PARTITION variable = buf o I type = cyclic factor = Factor
```

```
void fft_stages(DTYPE X_R[SIZE], DTYPE X_I[SIZE], int stage, DTYPE OUT_R[SIZE], DTYPE OUT_I[SIZE])
{
#pragma HLS DEPENDENCE dependent = false type = inter variable = OUT_R
#pragma HLS DEPENDENCE dependent = false type = inter variable = OUT_I
// Insert your code here
```

Pipelining

#pragma HLS pipeline

```
pragma HLS PIPELINE
          k = i \& 3;
          idx = k \ll 7;
          j = i + (i \& ~3);
          j lower = j + 4;
          c twiddle = W real[idx];
          s twiddle = W imag[idx];
          in R = X R[j];
          in I = X I[j];
          in R lower = X R[j lower];
          in I lower = X I[j lower];
          temp R = in R lower * c twiddle - in I lower * s twiddle;
          temp I = in I lower * c twiddle + in R lower * s twiddle;
          OUT R[j lower] = in R - temp R;
          OUT I[j lower] = in I - temp I;
          OUT R[j] = in R + temp R;
          OUT I[j] = in I + temp I;
```

```
pragma HLS PIPELINE
           k = i \& 7;
           j = i + (i \& \sim 7);
           j \cdot lower = j + 8;
           c twiddle = W real[idx];
           s twiddle = W imag[idx];
           in R = X R[j];
           in I = X I[j];
           in R lower = X R[j lower];
           in I lower = X I[j lower];
           temp R = in R lower * c twiddle - in I lower * s twiddle;
           temp I = in I lower * c twiddle + in R lower * s twiddle;
           OUT R[j lower] = in R - temp R;
           OUT I[j lower] = in I - temp I;
           OUT R[j] = in R + temp R;
           OUT I[j] = in I + temp I;
```

```
pragma HLS PIPELINE
           k = i \& 15;
           j = i + (i \& \sim 15);
           j lower = j + 16;
           c twiddle = W real[idx];
           s twiddle = W imag[idx];
           in R = X R[j];
           in I = X I[j];
           in R lower = X R[j lower];
           in I lower = X I[j lower];
           temp R = in R lower * c twiddle - in I lower * s twiddle;
           temp I = in I lower * c twiddle + in R lower * s twiddle;
           OUT R[j lower] = in R - temp R;
           OUT I[j lower] = in I - temp I;
           OUT R[j] = in R + temp R;
           OUT I[j] = in I + temp I;
```

```
ragma HLS PIPELINE
         k = i \& 31;
         idx = k \ll 4;
         j = i + (i \& ~31);
         j lower = j + 32;
         c twiddle = W real[idx];
         s_twiddle = W_imag[idx];
         in R = X R[j];
         in I = X I[j];
         in R lower = X R[j lower];
         in I lower = X I[j lower];
         temp R = in R lower * c twiddle - in I lower * s twiddle;
         temp I = in I lower * c twiddle + in R lower * s twiddle;
         OUT R[j lower] = in R - temp R;
         OUT I[j lower] = in I - temp I;
         OUT R[j] = in R + temp R;
         OUT I[j] = in I + temp I;
```

```
pragma HLS PIPELINE
           k = i \& 63;
           j = i + (i \& \sim 63);
           j lower = j + 64;
           c twiddle = W real[idx];
           s twiddle = W imag[idx];
           in_R = X_R[j];
           in I = X I[j];
           in R lower = X R[j lower];
           in I lower = X I[j lower];
           temp R = in R lower * c twiddle - in I lower * s twiddle;
           temp I = in I lower * c twiddle + in R lower * s twiddle;
           OUT R[j lower] = in R - temp R;
           OUT I[j lower] = in I - temp I;
           OUT R[j] = in R + temp R;
           OUT I[j] = in I + temp I;
```

```
pragma HLS PIPELINE
           k = i \& 127;
           idx = k \ll 2;
           j = i + (i \& \sim 127);
           j lower = j + 128;
           c twiddle = W real[idx];
           s twiddle = W imag[idx];
           in R = X R[j];
           in_I = X_I[j];
           in R lower = X R[j lower];
           in I lower = X I[j lower];
           temp R = in R lower * c twiddle - in I lower * s twiddle;
           temp I = in I lower * c twiddle + in R lower * s twiddle;
           OUT R[j lower] = in R - temp R;
           OUT I[j lower] = in I - temp I;
           OUT R[j] = in R + temp R;
           OUT I[j] = in I + temp I;
```

```
#pragma HLS PIPELINE
           k = i \& 255;
           idx = k \ll 1;
           j = i + (i \& \sim 255);
           j lower = j + 256;
           c twiddle = W real[idx];
           s twiddle = W imag[idx];
           in R = X R[j];
           in I = X I[i];
           in R lower = X R[j lower];
           in I lower = X I[j lower];
           temp R = in R lower * c twiddle - in I lower * s twiddle;
           temp I = in I lower * c twiddle + in R lower * s twiddle;
           OUT R[j lower] = in R - temp R;
           OUT I[j lower] = in I - temp I;
           OUT R[j] = in R + temp R;
           OUT_I[j] = in_I + temp_I;
```

```
#pragma HLS pipeline
    j = i + ((i >> 9) << 9);
    j_lower = j + (1 << 9);

    c_twiddle = W_real[i];
    s_twiddle = W_imag[i];

    in_R = X_R[j];
    in_I = X_I[j];
    in_R_lower = X_R[j_lower];
    in_I_lower = X_I[j_lower];

    temp_R = in_R_lower * c_twiddle - in_I_lower * s_twiddle;
    temp_I = in_I_lower * c_twiddle + in_R_lower * s_twiddle;

    OUT_R[j_lower] = in_R - temp_R;
    OUT_I[j_lower] = in_I - temp_I;
    OUT_R[j] = in_R + temp_R;
    OUT_I[j] = in_I + temp_I;
}</pre>
```

• **Pragma HLS inline:** Removes a function as a separate entity in the hierarchy. After inlining, the function is dissolved into the calling function and no longer appears as a separate level of hierarchy in the RTL. In some cases, inlining a function allows operations within the function to be shared and optimized more effectively with the calling function. However, an inlined function cannot be shared or reused, so if the parent function calls the inlined function multiple times, this can increase the area required for implementing the RTL.

```
#pragma HLS inline region
It was removed, because it was causing II Violation
```

TEST BENCH: PASS

```
1 INFO: [SIM 2] *********** CSIM start
2 INFO: [SIM 4] CSIM will launch GCC as the
    Compiling ../../../fft.cpp in debug
    Generating csim.exe
5 INPUTS
6 Printing FFT Output
         0.000000
                     0.000000
         512.000000 0.000000
         256.000000 0.000000
10
         768.000000 0.000000
         128.000000 0.000000
         640.000000 0.000000
         384.000000 0.000000
         896.000000 0.000000
         64.000000
    8
                     0.000000
    9
         576.000000 0.000000
   10
         320.000000 0.000000
```

```
1027 1020
         255.000000 0.000000
1028 1021
         767.000000 0.000000
1029 1022
         511.000000 0.000000
1030 1023
         1023.000000 0.000000
1031 Comparing against output data
     RMSE(R)
                   RMSE(I)
1034 0.047008574008942 0.013548693619668
   **************
1037 PASS: The output matches the golden output!
   ***************
1039 INFO: [SIM 1] CSim done with 0 errors.
```





Cosimulation Report for 'fft'

- General Information

Date: Sun Dec 1 02:42:38 PM PST 2024

Version: 2022.2 (Build 3670227 on Oct 13 2022)

Project: hls Status: Pass Solution: solution1 (Vivado IP F

Product family: zynq

Target device: xc7z020-clg400-1

- Cosim Options

Tool: Vivado XSIM RTL: Verilog

▼ Performance Estimates



Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
▼ ⊚ fft				8027	8027	8027
▶ @ fft_Pipeline_1				1028	1028	1028
▶ @ fft_Pipeline_2				1028	1028	1028
▶ ⊚ fft_Pipeline_Reverse_Operation				514	514	514
▶ ⊚ fft_stage_first				522	522	522
▶ ⊚ fft_Pipeline_Stage_loop_2				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_3				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_4				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_5				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_6				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_7				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_8				528	528	528
▶ ⊚ fft_Pipeline_Stage_loop_9				528	528	528
▶ ⊚ fft_Pipeline_last_stage_loop				527	527	527
▶ ⊚ fft_Pipeline_13				1138	1138	1138
▶ ⊚ fft_Pipeline_14				1138	1138	1138

INTERFACE DESIGN

```
void fft(DTYPE X_R[SIZE], DTYPE X_I[SIZE], DTYPE OUT_R[SIZE], DTYPE OUT_I[SIZE])
{

#pragma HLS INTERFACE s_axilite port=return bundle=fft

#pragma HLS INTERFACE m_axi depth=1024 port=OUT_R offset=slave bundle=output1

#pragma HLS INTERFACE m_axi depth=1024 port=OUT_I offset=slave bundle=output2

#pragma HLS INTERFACE m_axi depth=1024 port=X_R offset=slave bundle=input1

#pragma HLS INTERFACE m_axi depth=1024 port=X_I offset=slave bundle=input2

#pragma HLS INTERFACE s_axilite port=X_R bundle=fft


#pragma HLS INTERFACE s_axilite port=OUT_R bundle=fft


#pragma HLS INTERFACE s_axilite port=OUT_R bundle=fft

#pragma HLS INTERFACE s_axilite port=OUT_I bundle=fft

#pragma HLS INTERFACE s_axilite port=OUT_I bundle=fft
```

Synthesis





▼ HW Interfaces

▼ M_AXI

Interface	Data Width (SW->HW)	Address Width	Latency	Offset	Register	Max Widen Bitwidth	Max Read Burst Length	Max Write Burst Length	Num
m_axi_input1	32 -> 32	32	0	slave	0	0	16	16	
m_axi_input2	32 -> 32	32	0	slave	0	0	16	16	
m_axi_output1	32 -> 32	32	0	slave	0	0	16	16	
m_axi_output2	32 -> 32	32	0	slave	0	0	16	16	


▼ S_AXILITE Interfaces

Interface	Data Width	Address Width	Offset	Register
s_axi_fft	32	6	16	0

▼ S_AXILITE Registers

Interface	Register	Offset	Width	Access	Description	Bit Fields
s_axi_fft	CTRL	0x00	32	RW	Control signals	0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT
s_axi_fft	GIER	0x04	32	RW	Global Interrupt Enable Register	0=Enable
s_axi_fft	IP_IER	80x0	32	RW	IP Interrupt Enable Register	0=CHAN0_INT_EN 1=CHAN1_INT_EN
s_axi_fft	IP_ISR	0x0c	32	RW	IP Interrupt Status Register	0=CHAN0_INT_ST 1=CHAN1_INT_ST
s_axi_fft	X_R	0x10	32	W	Data signal of X_R	
s_axi_fft	X_I	0x18	32	W	Data signal of X_I	
s_axi_fft	OUT_R	0x20	32	W	Data signal of OUT_R	
s_axi_fft	OUT_I	0x28	32	W	Data signal of OUT_I	

VIVADO




FFT TESTBENCH

This notebook takes two inputs (real and imaginary) and gived the real and imaginary parts of the FFT outputs using AXI4. It is then compared with software version of FFT

```
2 import numpy as np
            3 from pynq import Xlnk
            4 from pynq.lib import dma
            5 from scipy.linalg import dft
            6 import matplotlib.pyplot as plt
            7 import time
           ImportError
                                                 Traceback (most recent call last)
          Input In [5], in <cell line: 3>()
                1 from pynq import Overlay
                2 import numpy as np
           ----> 3 from pyng import Xlnk
                4 from pynq.lib import dma
                5 from scipy.linalg import dft
          ImportError: cannot import name 'Xlnk' from 'pyng' (/usr/local/share/pyng-venv/lib/python3.10/site
           -packages/pynq/ init .py)
```

I had problems with Xln, so I had to implement Allocate instead

DEMO



OFDM Receiver

```
fft.cpp 🕝 ofdm_test.cpp 🚹 fft.h
                                                                                                                                                                                                     ignition of the original of th
                                                                                                 *********** CSIM start
     1 INFO: [SIM 2]
      2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
                                Compiling ../../../fft.cpp in debug mode
                                Generating csim.exe
      5 Reading INPUTS
      6 Comparing with golden output
      7 Comparing against output data
      9 PASS: The output matches the golden output!
11 INFO: [SIM 1] CSim done with 0 errors.
                                                                                                 ************ CSIM finish
12 INFO: [SIM 3]
```

▼ General Information

Date: Thu Dec 12 12:09:03 2024

Version: 2022.2 (Build 3670227 on Oct 13 2022)

Project: hls_ofdm_rx

Solution: solution1 (Vivado IP Flow Target)

Product family: zynq

Target device: xc7z020-clg400-1

▼ Timing Estimate

(0)

 Target
 Estimated
 Uncertainty

 10.00 ns
 7.256 ns
 2.70 ns

▼ Performance & Resource Estimates **①**

‡ 🔯 🕼 📆 🥨 🗸 Modules 🗸 Loops 📠 🖨 💢 🕢

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
→ ⊚ ofdm_receiver					8921	8.921E4		8922		no	101	24	12371	13509	0
						7.887E4							12111	12987	
					1026	1.026E4		1026		no			24	62	(
▶ ⊚ fft_Pipeline_2					1026	1.026E4		1026		no			24	62	(
					516	5.160E3		516		no			369	192	(
▶ ⊚ fft_stage_first					524	5.240E3		524		no			963	1448	(
					530	5.300E3		530		no			1167	386	
▶ ⊚ fft_Pipeline_Stage_loop_3					530	5.300E3		530		no			979	272	
▶ ⊚ fft_Pipeline_Stage_loop_4					530	5.300E3		530		no			1167	386	
▶ ⊚ fft_Pipeline_Stage_loop_5					530	5.300E3		530		no			979	272	
▶ ⊚ fft_Pipeline_Stage_loop_6					530	5.300E3		530		no			905	258	
▶ ⊚ fft_Pipeline_Stage_loop_7					530	5.300E3		530		no			905	258	
▶ ⊚ fft_Pipeline_Stage_loop_8					530	5.300E3		530		no			905	258	
▶ ⊚ fft_Pipeline_Stage_loop_9					530	5.300E3		530		no			905	258	(
▶ ⊚ fft_Pipeline_last_stage_loop					529	5.290E3		529		no			836	226	(
▶ ⊚ fft_Pipeline_13					1027	1.027E4		1027		no			70	71	(
▶ ⊚ fft_Pipeline_14					1027	1.027E4		1027		no			70	71	(
▼ ⊚ ofdm_receiver_Pipeline_VITIS_LOOP_9_1	l .				1029	1.029E4		1029		no			203	242	C
☑ VITIS_LOOP_9_1					1027	1.027E4			1024	yes					

▼ Performance Pragma

1: m m

Modules & Loops	Target TI(cycles)	TI(cycles)	TI met
■ ofdm_receiver			
▼ ⊚ fft			
▶ ⊚ fft_Pipeline_1			
▶ ⊚ fft_Pipeline_2			
▶ ⊚ fft_Pipeline_Reverse_Operation			
▶ ⊚ fft_stage_first			
▶ ⊚ fft_Pipeline_Stage_loop_2			
▶ ⊚ fft_Pipeline_Stage_loop_3			
▶ ⊚ fft_Pipeline_Stage_loop_4			
▶ ⊚ fft_Pipeline_Stage_loop_5			
▶ ⊚ fft_Pipeline_Stage_loop_6			
▶ ⊚ fft_Pipeline_Stage_loop_7			
▶ ⊚ fft_Pipeline_Stage_loop_8			
▶ ⊚ fft_Pipeline_Stage_loop_9			
▶ ⊚ fft_Pipeline_last_stage_loop			
▶ ⊚ fft_Pipeline_13			
▶ ⊚ fft_Pipeline_14			
▼ ○ ofdm_receiver_Pipeline_VITIS_LOOP_9_1	-		-
☑ VITIS_LOOP_9_1		-	-

▼ HW Interfaces

▼ AP FIEC

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
▼ ⊚ ofdm_receiver					8921	8.921E4		8922		no	101	24	12371	13509	0
▼ o fft				-	7887	7.887E4	-	7887	-	no	91	24	12111	12987	0
▶ ⊚ fft_Pipeline_1					1026	1.026E4		1026		no	0	0	24	62	0
▶ ⊚ fft_Pipeline_2					1026	1.026E4		1026		no	0	0	24	62	0
					516	5.160E3		516		no	1	0	369	192	0
▶ ⊚ fft_stage_first					524	5.240E3		524		no	0	0	963	1448	0
					530	5.300E3		530		no	0	0	1167	386	0
					530	5.300E3		530		no	0	0	979	272	0
▶ ⊚ fft_Pipeline_Stage_loop_4					530	5.300E3		530		no	0	0	1167	386	0
▶ ⊚ fft_Pipeline_Stage_loop_5					530	5.300E3		530		no	0	0	979	272	0
					530	5.300E3		530		no	0	0	905	258	0
					530	5.300E3		530		no	0	0	905	258	0
▶ ⊚ fft_Pipeline_Stage_loop_8					530	5.300E3		530		no	0	0	905	258	0
					530	5.300E3		530		no	0	0	905	258	0
					529	5.290E3		529		no	0	0	836	226	0
▶ ⊚ fft_Pipeline_13					1027	1.027E4		1027		no	0	0	70	71	0
▶ ⊚ fft_Pipeline_14					1027	1.027E4		1027		no	0	0	70	71	0
▼ ⊚ ofdm_receiver_Pipeline_VITIS_LOOP_9_1					1029	1.029E4		1029		no	0	0	203	242	0
CVITIS_LOOP_9_1					1027	1.027E4	5	1	1024	yes					

DEMO for OFDM receiver was not required