HO SCELTO QUESTO




STM32G030x6/x8

Arm[®] Cortex[®]-M0+ 32-bit MCU, up to 64 KB Flash, 8 KB RAM, 2x USART, timers, ADC, comm. I/Fs, 2.0-3.6 V

Datasheet - production data

Features

- Includes ST state-of-the-art patented technology
- Core: Arm[®] 32-bit Cortex[®]-M0+ CPU, frequency up to 64 MHz
- -40°C to 85°C operating temperature
- Memories
 - Up to 64 Kbytes of flash memory with protection
 - 8 Kbytes of SRAM with HW parity check
- CRC calculation unit
- Reset and power management
 - Voltage range: 2.0 V to 3.6 V
 - Power-on/Power-down reset (POR/PDR)
 - Low-power modes:
 Sleep, Stop, Standby
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 48 MHz crystal oscillator
 - 32 kHz crystal oscillator with calibration
 - Internal 16 MHz RC with PLL option
 - Internal 32 kHz RC oscillator (±5 %)
- Up to 44 fast I/Os
 - All mappable on external interrupt vectors
 - Multiple 5 V-tolerant I/Os
- 5-channel DMA controller with flexible mapping
- 12-bit, 0.4 µs ADC (up to 16 ext. channels)
 - Up to 16-bit with hardware oversampling
 - Conversion range: 0 to 3.6V
- 8 timers: 16-bit for advanced motor control, four 16-bit general-purpose, two watchdogs, SysTick timer
- Calendar RTC with alarm and periodic wakeup from Stop/Standby



- Communication interfaces
 - Two I²C-bus interfaces supporting Fastmode Plus (1 Mbit/s) with extra current sink, one supporting SMBus/PMBus and wakeup from Stop mode
 - Two USARTs with master/slave synchronous SPI; one supporting ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature
 - Two SPIs (32 Mbit/s) with 4- to 16-bit programmable bitframe, one multiplexed with I²S interface; two extra SPIs through USARTs
- Development support: serial wire debug (SWD)
- All packages ECOPACK 2 compliant

Table 1. Device summary

Reference	Part number
STM32G030x6	STM32G030C6, STM32G030F6, STM32G030J6, STM32G030K6
STM32G030x8	STM32G030C8, STM32G030K8

Contents STM32G030x6/x8

Contents

1	Intro	duction		8
2	Desc	ription .		9
3	Fund	tional o	verview	12
	3.1	Arm [®] C	cortex [®] -M0+ core with MPU	12
	3.2	Memory	y protection unit	12
	3.3	Embedo	ded flash memory	12
	3.4	Embedo	ded SRAM	13
	3.5	Boot mo	odes	14
	3.6	Cyclic r	edundancy check calculation unit (CRC)	14
	3.7	Power s	supply management	14
		3.7.1	Power supply schemes	14
		3.7.2	Power supply supervisor	15
		3.7.3	Voltage regulator	15
		3.7.4	Low-power modes	
		3.7.5	Reset mode	
		3.7.6	VBAT operation	
	3.8		nnect of peripherals	
	3.9	Clocks	and startup	18
	3.10	Genera	I-purpose inputs/outputs (GPIOs)	19
	3.11	Direct n	nemory access controller (DMA)	19
	3.12	DMA re	quest multiplexer (DMAMUX)	20
	3.13	Interrup	ots and events	20
		3.13.1	Nested vectored interrupt controller (NVIC)	21
		3.13.2	Extended interrupt/event controller (EXTI)	21
	3.14	Analog-	to-digital converter (ADC)	21
		3.14.1	Temperature sensor	22
		3.14.2	Internal voltage reference (V _{REFINT})	22
		3.14.3	V _{BAT} battery voltage monitoring	23
	3.15	Timers	and watchdogs	23
		3.15.1	Advanced-control timer (TIM1)	
		3.15.2	General-purpose timers (TIM3, 14, 16, 17)	24

		3.15.3	Independent watchdog (IWDG)	. 24
		3.15.4	System window watchdog (WWDG)	. 24
		3.15.5	SysTick timer	. 24
	3.16	Real-tir	me clock (RTC), tamper (TAMP) and backup registers	25
	3.17	Inter-in	tegrated circuit interface (I ² C)	26
	3.18	Univers	sal synchronous/asynchronous receiver transmitter (USART)	27
	3.19		peripheral interface (SPI)	
	3.20	Develo	pment support	28
		3.20.1	Serial wire debug port (SW-DP)	
4	Pino	uts, pin	description and alternate functions	29
5	Elect	trical ch	naracteristics	38
	5.1	Parame	eter conditions	38
		5.1.1	Minimum and maximum values	. 38
		5.1.2	Typical values	. 38
		5.1.3	Typical curves	. 38
		5.1.4	Loading capacitor	. 38
		5.1.5	Pin input voltage	. 38
		5.1.6	Power supply scheme	. 39
		5.1.7	Current consumption measurement	. 40
	5.2	Absolu	te maximum ratings	40
	5.3	Operat	ing conditions	41
		5.3.1	General operating conditions	. 41
		5.3.2	Operating conditions at power-up / power-down	. 42
		5.3.3	Embedded reset and power control block characteristics	. 42
		5.3.4	Embedded voltage reference	. 42
		5.3.5	Supply current characteristics	. 43
		5.3.6	Wakeup time from low-power modes and voltage scaling transition times	. 49
		5.3.7	External clock source characteristics	. 51
		5.3.8	Internal clock source characteristics	. 55
		5.3.9	PLL characteristics	. 56
		5.3.10	Flash memory characteristics	. 57
		5.3.11	EMC characteristics	. 58
		5.3.12	Electrical sensitivity characteristics	. 59
		5.3.13	I/O current injection characteristics	. 60

9	Revi	sion his	tory
8	lmpo	ortant se	ecurity notice 97
7	Orde	ering inf	ormation 96
		6.6.1	Reference document
	6.6	Therma	al characteristics
	6.5	LQFP4	8 package information (5B)
	6.4	LQFP3	2 package information (5V)
	6.3	TSSOF	P20 package information (YA)
	6.2	SO8N	package information (O7)83
	6.1	Device	marking
6	Pack	cage info	ormation
		5.3.22	Characteristics of communication interfaces
		5.3.21	Timer characteristics
		5.3.20	V _{BAT} monitoring characteristics
		5.3.19	Temperature sensor characteristics
		5.3.18	Analog-to-digital converter characteristics
		5.3.17	Analog switch booster
		5.3.16	Extended interrupt and event controller input (EXTI) characteristics 67
		5.3.14	NRST input characteristics
		5.3.14	I/O port characteristics

STM32G030x6/x8 List of tables

List of tables

Table 1.	Device summary	1
Table 2.	STM32G030x6/x8 family device features and peripheral counts	
Table 3.	Access status versus readout protection level and execution modes	
Table 4.	Interconnect of peripherals	17
Table 5.	Temperature sensor calibration values	22
Table 6.	Internal voltage reference calibration values	22
Table 7.	Timer feature comparison	23
Table 8.	I ² C implementation	26
Table 9.	USART implementation	
Table 10.	SPI/I2S implementation	28
Table 11.	Terms and symbols used in <i>Pin assignment and description</i> table	30
Table 12.	Pin assignment and description	
Table 13.	Port A alternate function mapping	
Table 14.	Port B alternate function mapping	
Table 15.	Port C alternate function mapping	
Table 16.	Port D alternate function mapping	
Table 17.	Port F alternate function mapping	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up / power-down	
Table 23.	Embedded reset and power control block characteristics	
Table 24.	Embedded internal voltage reference	
Table 25.	Current consumption in Run and Low-power run modes	
	at different die temperatures	44
Table 26.	Current consumption in Sleep and Low-power sleep modes	45
Table 27.	Current consumption in Stop 0 mode	
Table 28.	Current consumption in Stop 1 mode	
Table 29.	Current consumption in Standby mode	
Table 30.	Current consumption in VBAT mode	
Table 31.	Current consumption of peripherals	
Table 32.	Low-power mode wakeup times	
Table 33.	Regulator mode transition times	
Table 34.	High-speed external user clock characteristics	51
Table 35.	Low-speed external user clock characteristics	
Table 36.	HSE oscillator characteristics	
Table 37.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 38.	HSI16 oscillator characteristics	
Table 39.	LSI oscillator characteristics	56
Table 40.	PLL characteristics	56
Table 41.	Flash memory characteristics	57
Table 42.	Flash memory endurance and data retention	
Table 43.	EMS characteristics	
Table 44.	EMI characteristics	
Table 45.	ESD absolute maximum ratings	
Table 46.	Electrical sensitivity	
Table 47.	I/O current injection susceptibility	
	•	



List of tables STM32G030x6/x8

Table 48.	I/O static characteristics
Table 49.	Input characteristics of FT_e I/Os62
Table 50.	Output voltage characteristics
Table 51.	Non-FT_c I/O output timing characteristics
Table 52.	FT_c I/O output timing characteristics
Table 53.	NRST pin characteristics
Table 54.	EXTI input characteristics
Table 55.	Analog switch booster characteristics
Table 56.	ADC characteristics
Table 57.	Maximum ADC R _{AIN} 70
Table 58.	ADC accuracy71
Table 59.	TS characteristics
Table 60.	V _{BAT} monitoring characteristics
Table 61.	V _{BAT} charging characteristics
Table 62.	TIMx characteristics
Table 63.	IWDG min/max timeout period at 32 kHz LSI clock
Table 64.	Minimum I2CCLK frequency75
Table 65.	I2C analog filter characteristics
Table 66.	SPI characteristics
Table 67.	I ² S characteristics
Table 68.	USART characteristics in SPI mode
Table 69.	SO8N -Mechanical data
Table 70.	TSSOP20 – Mechanical data
Table 71.	LQFP32 - Mechanical data
Table 72.	LQFP48 - Mechanical data
Table 73.	Package thermal characteristics
Table 74.	Document revision history

STM32G030x6/x8 List of figures

List of figures

Figure 1.	Block diagram
Figure 2.	Power supply overview
Figure 3.	STM32G030Jx SO8N pinout
Figure 4.	STM32G030Fx TSSOP20 pinout
Figure 5.	STM32G030KxT LQFP32 pinout
Figure 6.	STM32G030CxT LQFP48 pinout
Figure 7.	Pin loading conditions
Figure 8.	Pin input voltage
Figure 9.	Power supply scheme
Figure 10.	Current consumption measurement scheme
Figure 11.	V _{REFINT} vs. temperature
Figure 12.	High-speed external clock source AC timing diagram
Figure 13.	Low-speed external clock source AC timing diagram52
Figure 14.	Typical application with an 8 MHz crystal
Figure 15.	Typical application with a 32.768 kHz crystal
Figure 16.	I/O input characteristics
Figure 17.	Current injection into FT_e input with diode active
Figure 18.	I/O AC characteristics definition
Figure 19.	Recommended NRST pin protection
Figure 20.	ADC accuracy characteristics
Figure 21.	ADC typical connection diagram72
Figure 22.	SPI timing diagram - slave mode and CPHA = 0
Figure 23.	SPI timing diagram - slave mode and CPHA = 1
Figure 24.	SPI timing diagram - master mode
Figure 25.	I ² S slave timing diagram (Philips protocol)
Figure 26.	I ² S master timing diagram (Philips protocol)
Figure 27.	USART timing diagram in SPI master mode
Figure 28.	USART timing diagram in SPI slave mode
Figure 29.	SO8N -Outline
Figure 30.	SO8N - Footprint example
Figure 31.	TSSOP20 – Outline
Figure 32.	TSSOP20 – Footprint example
Figure 33.	LQFP32 - Outline
Figure 34.	LQFP32 – Footprint example
Figure 35.	LQFP48 - Outline ⁽¹⁵⁾ 92
Figure 36.	LQFP48 - Footprint example



Introduction STM32G030x6/x8

1 Introduction

This document provides information on STM32G030x6/x8 microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering codes.

Information on memory mapping and control registers is object of reference manual RM0454.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32G030x6/x8 errata sheet ES0486.

Information on Arm^{®(a)} Cortex[®]-M0+ core is available from the www.arm.com website.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32G030x6/x8 Description

2 Description

The STM32G030x6/x8 mainstream microcontrollers are based on high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high level of integration, they are suitable for a wide range of applications in consumer, industrial and appliance domains and ready for the Internet of Things (IoT) solutions.

The devices incorporate a memory protection unit (MPU), high-speed embedded memories (8 Kbytes of SRAM and up to 64 Kbytes of flash program memory with read protection, write protection), DMA, an extensive range of system functions, enhanced I/Os, and peripherals. The devices offer standard communication interfaces (two I²Cs, two SPIs / one I²S, and two USARTs), one 12-bit ADC (2.5 MSps) with up to 19 channels, a low-power RTC, an advanced control PWM timer, four general-purpose 16-bit timers, two watchdog timers, and a SysTick timer.

The devices operate within ambient temperatures from -40 to 85°C and with supply voltages from 2.0 V to 3.6 V. Optimized dynamic consumption combined with a comprehensive set of power-saving modes allows the design of low-power applications.

VBAT direct battery input allows keeping RTC and backup registers powered.

The devices come in packages with 8 to 48 pins.



DS12991 Rev 6 9/100

Description STM32G030x6/x8

Table 2. STM32G030x6/x8 family device features and peripheral counts

Devimberel		STM32G030_						
	Peripheral	_J6	_F6	_K6	_K8	_C6	_C8	
	Flash memory (Kbyte)	32	32	32	64	32	64	
	SRAM (Kbyte)			8 with p	arity			
	Advanced control			1 (16-	bit)			
Timers	General-purpose			4 (16-	bit)			
Ë	SysTick			1				
	Watchdog			2				
es es	SPI [I2S] ⁽¹⁾	0[0] ⁽²⁾			2 [1] ⁽²⁾			
Comm. interfaces	I2C			2				
in signal	USART	2						
	RTC	Yes						
	Tamper pins	0 2						
	RNG / AES	No / No						
	GPIOs	5	17	2	9	43		
	Wakeup pins	1			4			
	12-bit ADC channels (external + internal)	5 + 2	14 + 2	16	+ 2	16 -	+ 3	
	VREFBUF	No						
	Max. CPU frequency	64 MHz						
	Operating voltage	2.0 to 3.6 V						
	Operating temperature ⁽³⁾	Ambient: -40 to 85 °C Junction: -40 to 105 °C						
	Number of pins	8	20	3	2	48	3	

^{1.} The numbers in brackets denote the count of SPI interfaces configurable as I^2S interface.

^{2.} Plus two extra SPIs through USARTs.

^{3.} Depends on order code. Refer to Section 7: Ordering information for details.

STM32G030x6/x8 Description




Figure 1. Block diagram

3 Functional overview

3.1 Arm[®] Cortex[®]-M0+ core with MPU

The Cortex-M0+ is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture, easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area- and power-optimized 32-bit core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to embedded Arm core, the STM32G030x6/x8 devices are compatible with Arm tools and software.

The Cortex-M0+ is tightly coupled with a nested vectored interrupt controller (NVIC) described in Section 3.13.1.

3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded flash memory

STM32G030x6/x8 devices feature up to 64 Kbytes of embedded flash memory available for storing code and data.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and bootloader selection are disabled. This selection is irreversible.

Table 3. Access status versus readout protection level and execution modes

Area	Protection	User execution			Debug, boot from RAM or boot from system memory (loader)			
	level	Read	Write	Erase	Read	Write	Erase	
User	1	Yes	Yes	Yes	No	No	No	
memory	2	Yes	Yes	Yes	N/A	N/A	N/A	
System	1	Yes	No	No	Yes	No	No	
memory	2	Yes	No	No	N/A	N/A	N/A	
Option	1	Yes	Yes	Yes	Yes	Yes	Yes	
bytes	2	Yes	No	No	N/A	N/A	N/A	
Backup	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾	
registers	2	Yes	Yes	N/A	N/A	N/A	N/A	
ОТР	1	Yes	Yes	N/A	Yes	No	N/A	
OIF	2	Yes	Yes	N/A	N/A	N/A	N/A	

^{1.} Erased upon RDP change from Level 1 to Level 0.

 Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- readout of the ECC fail address from the ECC register

3.4 Embedded SRAM

STM32G030x6/x8 devices have 8 Kbytes of embedded SRAM with parity. Hardware parity check allows memory data errors to be detected, which contributes to increasing functional safety of applications.

The memory can be read/write-accessed at CPU clock speed, with 0 wait states.

3.5 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User flash memory
- boot from System memory
- boot from embedded SRAM

The boot pin is shared with a standard GPIO and can be enabled through the boot selector option bit. If the BOOT0 pin selects the boot from the main flash memory of which the first location is empty, the flash memory empty checker forces the boot from the system memory.

The system memory contains an embedded boot loader. It manages the flash memory reprogramming through one of the following interfaces:

- USART on pins PA9/PA10 or PA2/PA3
- I²C-bus on pins PB6/PB7 or PB10/PB11

When boot loader is executed, it configures some of the GPIOs out of their by-default high-Z state. Refer to AN2606 for more details on the boot loader and on the GPIO configuration when booting from the system memory.

3.6 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

3.7 Power supply management

3.7.1 Power supply schemes

The STM32G030x6/x8 devices require a 2.0 V to 3.6 V operating supply voltage (V_{DD}). Several different power supplies are provided to specific peripherals:

V_{DD} = 2.0 to 3.6 V

 V_{DD} is the external power supply for the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD/VDDA pin.

V_{DDA} = 2.0 V to 3.6 V

 V_{DDA} is the analog power supply for the A/D converter. V_{DDA} voltage level is identical to V_{DD} voltage as it is provided externally through VDD/VDDA pin.

V_{DDIO1} = V_{DD}

 V_{DDIO1} is the power supply for the I/Os. V_{DDIO1} voltage level is identical to V_{DD} voltage as it is provided externally through VDD/VDDA pin.



 V_{BAT} = 1.55 V to 3.6 V. V_{BAT} is the power supply (through a power switch) for RTC, TAMP, low-speed external 32.768 kHz oscillator and backup registers when V_{DD} is not present. V_{BAT} is provided externally through VBAT pin. When this pin is not available on the package, VBAT bonding pad is internally bonded to the VDD/VDDA pin.

- V_{REF+} is the analog peripheral input reference voltage. When V_{DDA} < 2 V, V_{REF+} must be equal to V_{DDA} . When $V_{DDA} \ge 2$ V, V_{REF+} must be between 2 V and V_{DDA} . It can be grounded when the analog peripherals using V_{REF+} are not active.
 - V_{REF+} is delivered through VREF+ pin. On packages without VREF+ pin, V_{REF+} is internally connected with V_{DD} .
- V_{CORE} is an internal supply for digital peripherals, SRAM and flash memory. It is
 produced by an embedded linear voltage regulator. On top of V_{CORE}, the flash memory
 is also powered from V_{DD}.




Figure 2. Power supply overview

3.7.2 Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power modes and ensuring proper operation upon power-on and power-down. It maintains the device in reset when the supply voltage is below $V_{POR/PDR}$ threshold, without the need for an external reset circuit.

3.7.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device.

4

DS12991 Rev 6 15/100

The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes.

In Standby mode, both regulators are powered down and their outputs set in highimpedance state, such as to bring their current consumption close to zero.

3.7.4 Low-power modes

By default, the microcontroller is in Run mode after system or power reset. It is up to the user to select one of the low-power modes described below.

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from flash memory, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low-power run mode.

Stop 0 and Stop 1 modes

In Stop 0 and Stop 1 modes, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the V_{CORE} domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event. The main regulator remains active in Stop 0 mode while it is turned off in Stop 1 mode.

Standby mode

The Standby mode is used to achieve the lowest power consumption, with POR/PDR always active in this mode. The main regulator is switched off to power down V_{CORE} domain. The low-power regulator is switched off. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode.

Upon entering Standby mode, register contents are lost except for registers in the RTC domain and standby circuitry.

The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge), RTC event (alarm, periodic wakeup, timestamp), TAMP event, or when a failure is detected on LSE (CSS on LSE).

3.7.5 Reset mode

During and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.

3.7.6 VBAT operation

The V_{BAT} power domain, consuming very little energy, includes RTC, and LSE oscillator and backup registers.

In VBAT mode, the RTC domain is supplied from VBAT pin. The power source can be, for example, an external battery or an external supercapacitor. Two anti-tamper detection pins are available.

The RTC domain can also be supplied from V_{DD}.

By means of a built-in switch, an internal voltage supervisor allows automatic switching of RTC domain powering between V_{DD} and voltage from VBAT pin to ensure that the supply voltage of the RTC domain (V_{BAT}) remains within valid operating conditions. If both voltages are valid, the RTC domain is supplied from V_{DD} .

An internal circuit for charging the battery on VBAT pin can be activated if the V_{DD} voltage is within a valid range.

Note:

External interrupts and RTC alarm/events cannot cause the microcontroller to exit the VBAT mode, as in that mode the V_{DD} is not within a valid range.

3.8 Interconnect of peripherals

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Interconnect source	Interconnect destination	Interconnect action	Run Low-power run	Sleep Low-power sleep	Stop
	TIMx	Timer synchronization or chaining	Υ	Υ	-
TIMx	ADCx	Conversion triggers	Υ	Υ	-
LIIVIX	DMA	Memory-to-memory transfer trigger	Υ	Υ	-

Table 4. Interconnect of peripherals

ADCx

Timer triggered by analog watchdog

TIM1

Interconnect source	Interconnect destination	Interconnect action	Run Low-power run	Sleep Low-power sleep	Stop
RTC	TIM16	Timer input channel from RTC events	Y	Y	-
All clock sources (internal and external)	TIM14,16,17	Clock source used as input channel for RC measurement and trimming	Υ	Υ	-
CSS RAM (parity error) Flash memory (ECC error)	TIM1,16,17	Timer break	Y	Y	1
CPU (hard fault)	TIM1,16,17	Timer break	Υ	-	-
	TIMx	External trigger	Υ	Υ	-

Table 4. Interconnect of peripherals (continued)

3.9 Clocks and startup

ADC

GPIO

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Conversion external trigger

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
 - 4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or HSI16 clocks.

 Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):

- 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
- 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USARTs, I2Cs, ADC) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt. The CCS feature can be enabled by software.
- Clock output:
 - MCO (microcontroller clock output) provides one of the internal clocks for external use by the application
 - LSCO (low speed clock output) provides LSI or LSE in all low-power modes (except in VBAT operation).

Several prescalers allow the application to configure AHB and APB domain clock frequencies, 64 MHz at maximum.

3.10 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function (AF). Most of the GPIO pins are shared with special digital or analog functions.

Through a specific sequence, this special function configuration of I/Os can be locked, such as to avoid spurious writing to I/O control registers.

3.11 Direct memory access controller (DMA)

The direct memory access (DMA) controller is a bus master and system peripheral with single-AHB architecture.

With 5 channels, it performs data transfers between memory-mapped peripherals and/or memories, to offload the CPU.

Each channel is dedicated to managing memory access requests from one or more peripherals. The unit includes an arbiter for handling the priority between DMA requests.

19/100

Main features of the DMA controller:

- Single-AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-toperipheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
 - Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
 - Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
 - Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
 - Support of transfers from/to peripherals to/from memory with circular buffer management
 - Programmable number of data to be transferred: 0 to 2¹⁶ 1
- Generation of an interrupt request per channel. Each interrupt request originates from any of the three DMA events: transfer complete, half transfer, or transfer error.

3.12 DMA request multiplexer (DMAMUX)

The DMAMUX request multiplexer enables routing a DMA request line between the peripherals and the DMA controller. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

3.13 Interrupts and events

The device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex-M0+ processor core, a nested vectored interrupt controller (NVIC) and an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical level changes on physical lines. Exceptions result in interrupting the program flow, executing an interrupt service routine (ISR) then resuming the original program flow.

The processor context (contents of program pointer and status registers) is stacked upon program interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving time, code and power. The ability to abandon and restart load-multiple and store-multiple operations significantly increases the device's responsiveness in processing exceptions.



3.13.1 Nested vectored interrupt controller (NVIC)

The configurable nested vectored interrupt controller is tightly coupled with the core. It handles physical line events associated with a non-maskable interrupt (NMI) and maskable interrupts, and Cortex-M0+ exceptions. It provides flexible priority management.

The tight coupling of the processor core with NVIC significantly reduces the latency between interrupt events and start of corresponding interrupt service routines (ISRs). The ISR vectors are listed in a vector table, stored in the NVIC at a base address. The vector address of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.

If a higher-priority interrupt event happens while a lower-priority interrupt event occurring just before is waiting for being served, the later-arriving higher-priority interrupt event is served first. Another optimization is called tail-chaining. Upon a return from a higher-priority ISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power efficiency.

Features of the NVIC:

- Low-latency interrupt processing
- 4 priority levels
- Handling of a non-maskable interrupt (NMI)
- Handling of 32 maskable interrupt lines
- Handling of 10 Cortex-M0+ exceptions
- Later-arriving higher-priority interrupt processed first
- Tail-chaining
- Interrupt vector retrieval by hardware

3.13.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and allows identifying wake-up events at processor wakeup from Stop mode.

The EXTI controller has a number of channels, of which some with rising, falling or rising, and falling edge detector capability. Any GPIO and a few peripheral signals can be connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which allows the software to identify the origin of the processor's wake-up from Stop mode or, to identify the GPIO and the edge event having caused an interrupt.

3.14 Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32G030x6/x8 devices. The ADC has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V_{BAT} monitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.



DS12991 Rev 6 21/100

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of ~2.5 MSps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole V_{DD} supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits (refer to AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

3.14.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to an ADC input to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factory-calibrated by ST. The resulting calibration data are stored in the part's engineering bytes, accessible in read-only mode.

Calibration value name	Description	Memory address
TS CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9

Table 5. Temperature sensor calibration values

3.14.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to an ADC input. The V_{REFINT} voltage is individually precisely measured for each part by ST during production test and stored in the part's engineering bytes. It is accessible in read-only mode.

Table 6. Internal voltage reference calibration values

Calibration value name	Description	Memory address
V _{REFINT}	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

3.14.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using an internal ADC input. As the V_{BAT} voltage may be higher than V_{DDA} and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.15 Timers and watchdogs

The device includes an advanced-control timer, four general-purpose timers, two watchdog timers and a SysTick timer. *Table 7* compares features of the advanced-control, general-purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Maximum operating frequency	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary outputs
Advanced- control	TIM1	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 ¹⁶	Yes	4 + 2 internal	3
	TIM3	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2 ¹⁶	Yes	4	-
General-	TIM14	16-bit	Up	64 MHz	Integer from 1 to 2 ¹⁶	No	1	-
purpose	TIM16 TIM17	16-bit	Up	64 MHz	Integer from 1 to 2 ¹⁶	Yes	1	1

Table 7. Timer feature comparison

3.15.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM output (edge or center-aligned modes) with full modulation capability (0-100%)
- one-pulse mode output

On top of these, there are two internal channels that can be used.

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled, so as to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.15.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

23/100

3.15.2 General-purpose timers (TIM3, 14, 16, 17)

There are four synchronizable general-purpose timers embedded in the device (refer to Table 7 for comparison). Each general-purpose timer can be used to generate PWM outputs or act as a simple timebase.

TIM3

This is a full-featured general-purpose timer with 16-bit auto-reload up/downcounter and 16-bit prescaler.

It has four independent channels for input capture/output compare, PWM or one-pulse mode output. It can operate in combination with other general-purpose timers via the Timer Link feature for synchronization or event chaining. It can generate independent DMA request and support quadrature encoders. Its counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. It has one channel for input capture/output compare, PWM output or one-pulse mode output. Its counter can be frozen in debug mode.

TIM16, TIM17

These are general-purpose timers featuring:

- 16-bit auto-reload upcounter and 16-bit prescaler
- 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can operate together via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request. Their counters can be frozen in debug mode.

3.15.3 Independent watchdog (IWDG)

The independent watchdoo is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI). Independent of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its counter can be frozen in debug mode.

3.15.4 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked by the system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug mode.

3.15.5 SysTick timer

This timer is dedicated to real-time operating systems, but it can also be used as a standard down counter.

Features of SysTick timer:

- 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.16 Real-time clock (RTC), tamper (TAMP) and backup registers

The device embeds an RTC and five 32-bit backup registers, located in the RTC domain of the silicon die.

The ways of powering the RTC domain are described in Section 3.7.6.

The RTC is an independent BCD timer/counter.

Features of the RTC:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Programmable alarm
- On-the-fly correction from 1 to 32767 RTC clock pulses, usable for synchronization with a master clock
- Reference clock detection a more precise second-source clock (50 or 60 Hz) can be used to improve the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter
- Timestamp feature to save a calendar snapshot, triggered by an event on the timestamp pin or a tamper event, or by switching to VBAT mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events, with programmable resolution and period
- Multiple clock sources and references:
 - A 32.768 kHz external crystal (LSE)
 - An external resonator or oscillator (LSE)
 - The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
 - The high-speed external clock (HSE) divided by 32

When clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When clocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wake the device up from the low-power modes.

The backup registers allow keeping 20 bytes of user application data in the event of V_{DD} failure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device's wakeup from Standby mode.

577

DS12991 Rev 6 25/100

3.17 Inter-integrated circuit interface (I2C)

The device embeds two I2C peripherals. Refer to *Table 8* for the features.

The I²C-bus interface handles communication between the microcontroller and the serial I²C-bus. It controls all I²C-bus-specific sequencing, protocol, arbitration and timing.

Features of the I2C peripheral:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Clock stretching
- SMBus specification rev 3.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Command and data acknowledge control
 - Address resolution protocol (ARP) support
 - Host and Device support
 - SMBus alert
 - Timeouts and idle condition detection
- PMBus rev 1.3 standard compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent of the PCLK reprogramming
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 8. I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2
Standard mode (up to 100 kbit/s)	Х	Χ
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os	Х	Х
Programmable analog and digital noise filters	Х	Х
SMBus/PMBus hardware support	Х	-
Independent clock	Х	-
Wakeup from Stop mode on address match	Х	-

1. X: supported

3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The device embeds universal synchronous/asynchronous receivers/transmitters that communicate at speeds of up to 8 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, SPI synchronous communication and single-wire half-duplex communication mode. Some can also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wakeup events from Stop mode are programmable and can be:

- start bit detection
- any received data frame
- a specific programmed data frame

All USART interfaces can be served by the DMA controller.

USART modes/features(1) **USART1 USART2** Hardware flow control for modem Х Continuous communication using DMA Χ Χ Multiprocessor communication Х Х SPI emulation master/slave (synchronous mode) Χ Χ Х Smartcard mode Χ Single-wire half-duplex communication Χ IrDA SIR ENDEC block Χ LIN mode Χ Dual clock domain and wakeup from Stop mode Χ Χ Receiver timeout interrupt Χ Modbus communication Χ Auto baud rate detection Χ **Driver Enable** Χ

Table 9. USART implementation

3.19 Serial peripheral interface (SPI)

The device contains two SPIs running at up to 32 Mbits/s in master and slave modes. It supports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives eight master mode frequencies. The frame size is configurable from 4 bits to 16 bits. The SPI peripherals support NSS pulse mode, TI mode and hardware CRC calculation.

The SPI peripherals can be served by the DMA controller.

The I²S interface mode of the SPI peripheral (if supported, see the following table) supports four different audio standards can operate as master or slave, in half-duplex communication



^{1.} X: supported

mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 10. SPI/I2S implementation

SPI features ⁽¹⁾	SPI1	SPI2
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I ² S mode	X	-
TI mode	X	Х

^{1.} X = supported.

3.20 Development support

3.20.1 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

4 Pinouts, pin description and alternate functions

Figure 3. STM32G030Jx SO8N pinout




Figure 4. STM32G030Fx TSSOP20 pinout





Figure 5. STM32G030KxT LQFP32 pinout



Top view □ PB9 □ PB6 □ □ □ PB6 □ □ □ □ PB3 □ □ □ □ □ □ PA15 44 44 44 44 44 40 40 33 33 33 36 PA14-BOOT0 35 PA13 PC14-OSC32_IN 2 PC15-OSC32_OUT 34 PA12 [PA10] 33 PA11 [PA9] VBAT ☐ 4 32 PA10 31 PC7 VREF+ □ VDD/VDDA ☐ 6 LQFP48 30 PC6 VSS/VSSA □ PF0-OSC_IN ☐ 8 29 🗆 PA9 PF1-OSC_OUT ☐ 9 28 🗆 PA8 27 🗖 PB15 NRST 🗆 10 PA0 🗆 11 26 PB14 PA1 🗆 12 25 PB13 13 14 15 16 17 17 19 20 22 23 23 PA2 (13 PA3 (14 PA4 (14 PA5 (14 PA5 (14 PA5 (14 PA5 (14 PA7 (14 PA7 (14 PA7 (14 PA5 (1

Figure 6. STM32G030CxT LQFP48 pinout

Table 11. Terms and symbols used in Pin assignment and description table

Col	umn	Symbol	Definition				
Pin r	name	Terminal name corresponds parenthesis under the pin na	to its by-default function at reset, unless otherwise specified in ame.				
		S	Supply pin				
Pin	type	1	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		RST Reset pin with embedded weak pull-up resistor					
		Options for FT I/Os					
I/O str	ructure	_f I/O, Fm+ capable					
		_a	I/O, with analog switch function				
		_e I/O, with switchable diode to V _{DDIO1}					
No	ote	Upon reset, all I/Os are set as analog inputs, unless otherwise specified.					
Pin	Alternate functions	Functions selected through	GPIOx_AFR registers				
functions	Additional functions	Functions directly selected/enabled through peripheral registers					

Table 12. Pin assignment and description

	P	in						nent and description	
SO8N	TSSOP20	LQFP32	LQFP48	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	1	PC13	I/O	FT	(1)(2)	TIM1_BK	TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2
-	-	-	2	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BK2	OSC32_IN
1	2	2	-	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BK2	OSC32_IN, OSC_IN
-	3	3	3	PC15- OSC32_OUT (PC15)	I/O	FT	(1)(2)	OSC32_EN, OSC_EN	OSC32_OUT
-	-	-	4	VBAT	S	-	-	-	VBAT
-	-	-	5	VREF+	S	-	-	-	-
2	4	4	6	VDD/VDDA	S	-	-	-	-
3	5	5	7	VSS/VSSA	S	-	-	-	-
-	-	-	8	PF0-OSC_IN (PF0)	I/O	FT	-	TIM14_CH1	OSC_IN
-	-	-	9	PF1- OSC_OUT (PF1)	I/O	FT	-	OSC_EN	OSC_OUT
4	6	6	10	NRST	I/O	RST	(3)	-	NRST
-	7	7	11	PA0	I/O	FT_a	(3)	SPI2_SCK, USART2_CTS,	ADC_IN0, TAMP_IN2,WKUP1
-	8	8	12	PA1	I/O	FT_ea	(3)	SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, I2C1_SMBA, EVENTOUT	ADC_IN1
-	9	9	13	PA2	I/O	FT_a	(3)	SPI1_MOSI/I2S1_SD, USART2_TX,	ADC_IN2, WKUP4,LSCO
-	10	10	14	PA3	I/O	FT_ea	-	SPI2_MISO, USART2_RX, EVENTOUT	ADC_IN3
-	-	-	15	PA4	I/O	FT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, RTC_OUT2



31/100

Table 12. Pin assignment and description (continued)

	Р	in						and description (continued	,
SO8N	TSSOP20	LQFP32	LQFP48	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	11	11	-	PA4	I/O	FT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1, WKUP2
-	12	12	16	PA5	I/O	FT_ea	-	SPI1_SCK/I2S1_CK, EVENTOUT	ADC_IN5
-	13	13	17	PA6	I/O	FT_ea	-	SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BK, TIM16_CH1	ADC_IN6
-	14	14	18	PA7	I/O	FT_a	-	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1	ADC_IN7
5	15	15	19	PB0	I/O	FT_ea	-	SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N	ADC_IN8
5	15	16	20	PB1	I/O	FT_ea	-	TIM14_CH1, TIM3_CH4, TIM1_CH3N, EVENTOUT	ADC_IN9
-	15	17	21	PB2	I/O	FT_ea	-	SPI2_MISO, EVENTOUT	ADC_IN10
-	-	-	22	PB10	I/O	FT_fa	-	SPI2_SCK, I2C2_SCL	ADC_IN11
-	-	-	23	PB11	I/O	FT_fa	-	SPI2_MOSI, I2C2_SDA	ADC_IN15
-	-	-	24	PB12	I/O	FT_a	-	SPI2_NSS, TIM1_BK, EVENTOUT	ADC_IN16
-	-	-	25	PB13	I/O	FT_f	-	SPI2_SCK, TIM1_CH1N, I2C2_SCL, EVENTOUT	-
-	-	-	26	PB14	I/O	FT_f	-	SPI2_MISO, TIM1_CH2N, I2C2_SDA, EVENTOUT	-
-	1		27	PB15	I/O	FT	-	SPI2_MOSI, TIM1_CH3N, EVENTOUT	RTC_REFIN
5	15	18	28	PA8	I/O	FT	-	MCO, SPI2_NSS, TIM1_CH1, EVENTOUT	-
-	-	19	29	PA9	I/O	FT_f	-	MCO, USART1_TX, TIM1_CH2, SPI2_MISO, I2C1_SCL, EVENTOUT	-
-	_	20	30	PC6	I/O	FT	ı	TIM3_CH1	-
_	-	-	31	PC7	I/O	FT	-	TIM3_CH2	-

Table 12. Pin assignment and description (continued)

	Р	in				<u> </u>		and description (continued	,
N8OS	TSSOP20	LQFP32	LQFP48	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	21	32	PA10	I/O	FT_f	-	SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BK, I2C1_SDA, EVENTOUT	-
-	1	ı	33	PA11 [PA9]	I/O	FT_f	(4)	SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BK2, I2C2_SCL	-
5	16	22	ı	PA11 [PA9]	I/O	FT_fa	(4)	SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BK2, I2C2_SCL	ADC_IN15
-	-	-	34	PA12 [PA10]	I/O	FT_f	(4)	SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA	-
6	17	23	1	PA12 [PA10]	I/O	FT_fa	(4)	SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA	ADC_IN16
7	18	24	35	PA13	I/O	FT_ea	(5)	SWDIO, IR_OUT, EVENTOUT	ADC_IN17
8	19	25	36	PA14-BOOT0	I/O	FT_a	(5)	SWCLK, USART2_TX, EVENTOUT	ADC_IN18, BOOT0
8	19	26	37	PA15	I/O	FT	-	SPI1_NSS/I2S1_WS, USART2_RX, EVENTOUT	-
-	-	•	38	PD0	I/O	FT	-	EVENTOUT, SPI2_NSS, TIM16_CH1	-
-	-	1	39	PD1	I/O	FT	-	EVENTOUT, SPI2_SCK, TIM17_CH1	-
-	-	-	40	PD2	I/O	FT	-	TIM3_ETR, TIM1_CH1N	-
-	-	-	41	PD3	I/O	FT	-	USART2_CTS, SPI2_MISO, TIM1_CH2N	-
-	20	27	42	PB3	I/O	FT	-	SPI1_SCK/I2S1_CK, TIM1_CH2, USART1_RTS_DE_CK, EVENTOUT	-
-	20	28	43	PB4	I/O	FT	-	SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BK, EVENTOUT	-



DS12991 Rev 6 33/100

Pin /O structure Pin name type Note **Alternate** Additional TSSOP20 LQFP32 LQFP48 Pin t (function **functions functions** upon reset) SPI1 MOSI/I2S1 SD, 8 20 29 44 PB5 I/O TIM3_CH2, TIM16_BK, WKUP6 FT I2C1_SMBA USART1 TX, TIM1 CH3, TIM16 CH1N, SPI2 MISO, PB6 8 20 30 45 I/O FT f I2C1 SCL, EVENTOUT USART1 RX, SPI2 MOSI, PB7 TIM17_CH1N, I2C1_SDA, 46 I/O FT_f **EVENTOUT** USART1 RX, SPI2 MOSI, TIM17_CH1N, I2C1_SDA, 31 PB7 I/O ADC_IN11 1 1 FT_fa **EVENTOUT** SPI2_SCK, TIM16_CH1, PB8 32 47 I/O FT f 1 1 I2C1_SCL, EVENTOUT IR_OUT, TIM17_CH1, SPI2_NSS, I2C1_SDA, 2 48 PB9 I/O 1 1 FT_f **EVENTOUT**

Table 12. Pin assignment and description (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

⁻ These GPIOs must not be used as current sources (for example to drive a LED).

^{2.} After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers. The RTC registers are not reset upon system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0444 reference manual.

^{3.} As in SO8N device, the PA0, PA1, and PA2 GPIOs are bonded with NRST on the pin 4, low level applied to any of these GPIOs provokes the device reset. To prevent the risk of spurious resets, keep these GPIOs configured at all times as analog or digital inputs (as opposed to output or alternate function).

Pins PA9 and PA10 can be remapped in place of pins PA11 and PA12 (default mapping), using SYSCFG_CFGR1

Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	SPI2_SCK	USART2_CTS	-	-	-	-	-	-
PA1	SPI1_SCK/ I2S1_CK	USART2_RTS _DE_CK	-	-	-	-	I2C1_SMBA	EVENTOUT
PA2	SPI1_MOSI/ I2S1_SD	USART2_TX	-	-	-	-	-	-
PA3	SPI2_MISO	USART2_RX	-	-	-	-	-	EVENTOUT
PA4	SPI1_NSS/ I2S1_WS	SPI2_MOSI	-	-	TIM14_CH1	-	-	EVENTOUT
PA5	SPI1_SCK/ I2S1_CK	-	-	-	-	-	-	EVENTOUT
PA6	SPI1_MISO/ I2S1_MCK	TIM3_CH1	TIM1_BKIN	-	-	TIM16_CH1	-	-
PA7	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	-	-
PA8	MCO	SPI2_NSS	TIM1_CH1	-	-	-	-	EVENTOUT
PA9	MCO	USART1_TX	TIM1_CH2	-	SPI2_MISO	-	I2C1_SCL	EVENTOUT
PA10	SPI2_MOSI	USART1_RX	TIM1_CH3	-	-	TIM17_BKIN	I2C1_SDA	EVENTOUT
PA11	SPI1_MISO/ I2S1_MCK	USART1_CTS	TIM1_CH4	-	-	TIM1_BKIN2	I2C2_SCL	-
PA12	SPI1_MOSI/ I2S1_SD	USART1_RTS _DE_CK	TIM1_ETR	-	-	I2S_CKIN	I2C2_SDA	-
PA13	SWDIO	IR_OUT	-	-	-	-	-	EVENTOUT
PA14	SWCLK	USART2_TX	-	-	-	-	-	EVENTOUT
PA15	SPI1_NSS/ I2S1_WS	USART2_RX	-	-	-	-	-	EVENTOUT

Table 14.	Table 14. Port B alternate function mapping							
AF2	AF3	AF4						
· ·	The state of the s	·						

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	SPI1_NSS/ I2S1_WS	TIM3_CH3	TIM1_CH2N	-	-	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-	-	-	-	EVENTOUT
PB2	-	SPI2_MISO	-	-	-	-	-	EVENTOUT
PB3	SPI1_SCK/ I2S1_CK	TIM1_CH2	-	-	USART1_RTS _DE_CK	-	-	EVENTOUT
PB4	SPI1_MISO/ I2S1_MCK	TIM3_CH1	-	-	USART1_CTS	TIM17_BKIN	-	EVENTOUT
PB5	SPI1_MOSI/ I2S1_SD	TIM3_CH2	TIM16_BKIN	-	-	-	I2C1_SMBA	-
PB6	USART1_TX	TIM1_CH3	TIM16_CH1N	-	SPI2_MISO	-	I2C1_SCL	EVENTOUT
PB7	USART1_RX	SPI2_MOSI	TIM17_CH1N	-	-	-	I2C1_SDA	EVENTOUT
PB8	-	SPI2_SCK	TIM16_CH1	-	-	-	I2C1_SCL	EVENTOUT
PB9	IR_OUT	-	TIM17_CH1	-	-	SPI2_NSS	I2C1_SDA	EVENTOUT
PB10	-	-	-	-	-	SPI2_SCK	I2C2_SCL	-
PB11	SPI2_MOSI	-	-	-	-	-	I2C2_SDA	-
PB12	SPI2_NSS	-	TIM1_BKIN	-	-	-	-	EVENTOUT
PB13	SPI2_SCK	-	TIM1_CH1N	-	-	-	I2C2_SCL	EVENTOUT
PB14	SPI2_MISO	-	TIM1_CH2N	-	-	-	I2C2_SDA	EVENTOUT
PB15	SPI2_MOSI	-	TIM1_CH3N	-	-	-	-	EVENTOUT



Table 15. Port C alternate function mapping

	The state of the s								
Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	
PC6	-	TIM3_CH1	-	-	-	-	-	-	
PC7	-	TIM3_CH2	-	-	-	-	-	-	
PC13	-	-	TIM1_BKIN	-	-	-	-	-	
PC14	-	-	TIM1_BKIN2	-	-	-	-	-	
PC15	OSC32_EN	OSC_EN	-	-	-	-	-	-	

Table 16. Port D alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD0	EVENTOUT	SPI2_NSS	TIM16_CH1	-	-	-	-	-
PD1	EVENTOUT	SPI2_SCK	TIM17_CH1	-	-	-	-	-
PD2	-	TIM3_ETR	TIM1_CH1N	-	-	-	-	-
PD3	USART2_CTS	SPI2_MISO	TIM1_CH2N	-	-	-	-	-

Table 17. Port F alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0	-	-	TIM14_CH1	-	-	-	-	-
PF1	OSC_EN	-	-	-	-	-	-	-

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

Parameter values defined at temperatures or in temperature ranges out of the ordering information scope are to be ignored.

Packages used for characterizing certain electrical parameters may differ from the commercial packages as per the ordering information.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A(max)$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = V_{DDA} = 3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 7.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.



5.1.6 Power supply scheme





Figure 9. Power supply scheme

Caution:

Power supply pin pair (VDD/VDDA and VSS/VSSA) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

5.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18*, *Table 19* and *Table 20* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard.

All voltages are defined with respect to V_{SS}.

Symbol Ratings Max Unit ٧ External supply voltage -0.3 4.0 V_{DD} External supply voltage on VBAT pin -0.3 4.0 ٧ V_{BAT} V_{REF+} External voltage on VREF+ pin -0.3 $Min(V_{DD} + 0.4, 4.0)$ $V_{DD} + 4.0^{(2)(3)}$ Input voltage on FT xx -0.3 $V_{IN}{}^{\!(1)}$ ٧ Input voltage on any other pin -0.3 4.0

Table 18. Voltage characteristics

- 1. Refer to *Table 19* for the maximum allowed injected current values.
- 2. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 3. When an FT_a pin is used by an analog peripheral such as ADC, the maximum V_{IN} is 4 V.

Table 19. Current characteristics

Symbol	Ratings	Max	Unit	
I _{VDD/VDDA}	I _{VSS/VSSA} Current out of VSS/VSSA ground pin (sink) ⁽²⁾		mA	
I _{VSS/VSSA}	I _{VSS/VSSA} Current out of VSS/VSSA ground pin (sink) ⁽²⁾			
	Output current sunk by any I/O and control pin except FT_f	15		
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA	
	Output current sourced by any I/O and control pin	15		

Symbol	Ratings	Max	Unit
71	Total output current sunk by sum of all I/Os and control pins	80	- mA
ΣI _{IO(PIN)}	Total output current sourced by sum of all I/Os and control pins	80	IIIA
I _{INJ(PIN)} ⁽²⁾	Injected current on a FT_xx pin	-5 / NA ⁽³⁾	mA
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁴⁾	25	mA

Table 19. Current characteristics (continued)

- All main power (VDD/VDDA, VBAT) and ground (VSS/VSSA) pins must always be connected to the external power supplies, in the permitted range.
- A positive injection is induced by V_{IN} > V_{DDIO1} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 21. General operating conditions

					1	
Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	64	MUz	
f _{PCLK}	Internal APB clock frequency	-	0	64	MHz	
$V_{\rm DD/DDA}$	Supply voltage	-	2.0 ⁽¹⁾	3.6	V	
V_{BAT}	Backup operating voltage	-	1.55	3.6	V	
V _{IN}	I/O input voltage	-	-0.3	Min(V _{DD} + 3.6, 5.5) ⁽²⁾	V	
T _A	Ambient temperature ⁽³⁾	-	-40	85	°C	
T _J	Junction temperature	-	-40	105	°C	

- 1. When RESET is released functionality is guaranteed down to V_{PDR} min.
- 2. For operation with voltage higher than V_{DD} +0.3 V, the internal pull-up and pull-down resistors must be disabled.
- 3. The $T_A(max)$ applies to $P_D(max)$. At $P_D < P_D(max)$ the ambient temperature is allowed to go higher than $T_A(max)$ provided that the junction temperature T_J does not exceed $T_J(max)$. Refer to Section 6.6: Thermal characteristics.

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 22* are derived from tests performed under the ambient temperature condition summarized in *Table 21*.

Table 22. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
	M. de este	V _{DD} rising	-	∞	µs/V
t _{VDD}	V _{DD} slew rate	V _{DD} falling	10	8	μ5/ ν

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 23* are derived from tests performed under the ambient temperature conditions summarized in *Table 21*.

Table 23. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽²⁾	POR temporization when V_{DD} crosses V_{POR}	V _{DD} rising	-	250	400	μs
V _{POR} ⁽²⁾	Power-on reset threshold	-	2.06	2.10	2.14	V
V _{PDR} ⁽²⁾	Power-down reset threshold	-	1.96	2.00	2.04	٧
V _{hyst_POR_PDR}	Hysteresis of V_{POR} and V_{PDR}	Hysteresis in continuous mode	-	20	-	mV
		Hysteresis in other mode	-	30	-	

^{1.} Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

5.3.4 Embedded voltage reference

The parameters given in *Table 24* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 24. Embedded internal voltage reference


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40°C < T _J < 105°C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD(VREFINTBUF)}	V_{REFINT} buffer consumption from V_{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5 ⁽²⁾	mV

^{2.} Specified by design. Not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{Coeff_vrefint}	Temperature coefficient	-	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25 °C	-	300	1000 ⁽²⁾	ppm
V_{DDCoeff}	Voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	0.4
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	IXEI IIVI
The shortest sa	mpling time can be determined in the ap	plication by multiple iterations.				

Table 24. Embedded internal voltage reference (continued)

^{2.} Specified by design. Not tested in production.



Supply current characteristics 5.3.5

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in Figure 10: Current consumption measurement scheme.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0454 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}
- For flash memory and shared peripherals f_{PCLK} = f_{HCLK} = f_{HCLKS}

Unless otherwise stated, values given in *Table 25* through *Table 31* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 25. Current consumption in Run and Low-power run modes at different die temperatures

		Conc	litions		Typ Max ⁽¹⁾				
Symbol	Parameter	General	f _{HCLK}	Fetch from ⁽²⁾	25°C	85°C	25°C	85°C	Unit
			64 MHz		5.7	5.9	8.0	8.3	
			56 MHz		5.1	5.2	7.1	7.1	
			48 MHz	Flash	4.6	4.7	5.7	6.0	
		Dames 4.	32 MHz	memory	3.2	3.3	4.6	4.9	
		Range 1; PLL enabled;	24 MHz		2.5	2.6	3.5	3.8	
		f _{HCLK} = f _{HSI} bypass	16 MHz		1.6	1.7	2.5	2.9	
		(≤16 MHz), f _{HCLK} = f _{PLLRCLK}	64 MHz		4.7	4.8	7.2	7.5	
		(>16 MHz);	56 MHz		4.2	4.3	6.5	7.5 6.7 6.0	
	Supply current in Run	upply (3)	48 MHz	SRAM	3.7	3.9	5.7	6.0	mA
I _{DD(Run)}	mode		32 MHz		2.6	2.7	4.1	4.3	
			24 MHz		2.0	2.1	3.2	3.5	
			16 MHz		1.3	1.3	2.3	2.4	
		Dames 0:	16 MHz		1.3	1.3	2.0	2.3	
		Range 2; PLL enabled;	8 MHz	Flash memory	0.7	8.0	1.4	1.5	
		f _{HCLK} = f _{HSI} bypass	2 MHz		0.3	0.3	0.6	0.9	
		(≤16 MHz), f _{HCLK} = f _{PLLRCLK}	16 MHz		1.1	1.1	1.9	2.1	
		(>16 MHz);	8 MHz	SRAM	0.6	0.6	1.2	2 1.4	
		(3) 2 MHz		0.2	0.3	0.6	0.9		

Table 25. Current consumption in Run and Low-power run modes at different die temperatures (continued)

		Conc	litions		Тур		Max ⁽¹⁾		
Symbol	Parameter	General	f _{HCLK}	Fetch from ⁽²⁾	25°C	85°C	25°C	85°C	Unit
	2 MHz		182	226	570	790			
			1 MHz		99	132	480	700	
		PLL disabled; f _{HCLK} = f _{HSE} bypass (> 32 kHz), f _{HCLK} = f _{LSE} bypass (= 32 kHz); (3)	500 kHz	Flash memory	58	89	430	630	
	Cumply		125 kHz		25	56	370	600	
	Supply current in		32 kHz		17	47	330	480	
I _{DD(LPRun)}	Low-power run mode		2 MHz	SRAM	161	191	550	800	μA
	runnioue		1 MHz		91	114	470	750	-
			500 kHz		48	81	410	710	
			125 kHz		21	51	360	500	
			32 kHz		15	37	310	400	

- 1. Based on characterization results, not tested in production.
- 2. Prefetch and cache enabled when fetching from flash memory. Code compiled with high optimization for space in SRAM.
- 3. V_{DD} = 3.0 V for values in Typ columns and 3.6 V for values in Max columns, all peripherals disabled.

Table 26. Current consumption in Sleep and Low-power sleep modes

		Condition	ons		Тур		Max ⁽¹⁾		
Symbol	Parameter	General	Voltage scaling	f _{HCLK}	25°C	85°C	25°C	85°C	Unit
				64 MHz	1.4	1.5	2.2	2.4	
				56 MHz	1.3	1.4	1.9	2.1	
Supply f _{HCLK} = f _{HSE} bypa (≤16 MHz; PLL di	Flash memory enabled;	Range 1	48 MHz	1.2	1.2	1.9	1.9		
	f _{HCLK} = f _{HSE} bypass	Range	32 MHz	0.9	0.9	1.4	1.5		
	current in	urrent in		24 MHz	0.7	8.0	1.1	1.3	mA
	Sleep mode			16 MHz	0.4	0.4	0.7	8.0	
				16 MHz	0.3	0.4	0.6	0.7	
				Range 2	8 MHz	0.2	0.3	0.3	0.6
				2 MHz	0.1	0.2	0.2	0.5	
		Flack managed disable de		2 MHz	43	77	175	410	
	Supply	Flash memory disabled; PLL disabled;		1 MHz	29	60	150	375	
I _{DD(LPSleep)}	current in Low-power	f _{HCLK} = f _{HSE} bypass (> 32 I		500 kHz	23	52	145	285	μΑ
	sleep mode	f _{HCLK} = f _{LSE} bypass (= 32 kHz); All peripherals disabled		125 kHz	16	46	130	270	
		7 til periprierais disabled		32 kHz	13	44	125	260	



1. Based on characterization results, not tested in production.

Table 27. Current consumption in Stop 0 mode

Symbol	Parameter	Conditions		Тур		Ма	Unit	
Symbol		V_{DD}		25°C	85°C	25°C	85°C	Onit
			2.4 V	290	320	395	540	
	Supply current in Stop 0 mode	HSI kernel ON	3 V	295	325	415	580	
			3.6 V	295	325	445	595	
I _{DD} (Stop 0)		HSI kernel OFF	2.4 V	105	145	145	265	μΑ
			3 V	105	150	150	285	
			3.6 V	110	150	150	295	

^{1.} Based on characterization results, not tested in production.

Table 28. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions		Тур		Max ⁽¹⁾		Unit	
	Parameter		RTC	V_{DD}	25°C	85°C	25°C	85°C	Unit
		Flash	Disabled	2.4 V	3.4	28	17	130	
	Supply			3 V	3.6	28	22	140	
1				3.6 V	3.9	29	28	155	
^I DD(Stop 1)	current in Stop 1 mode	memory not powered	Enabled	2.4 V	3.9	28	22	140	μΑ
		(clocked by LSE bypass)	` •	3 V	4.1	29	23	155	
			3.6 V	4.6	29	28	160		

^{1.} Based on characterization results, not tested in production.

Table 29. Current consumption in Standby mode

Symbol	Parameter	Condition	Conditions		Тур		Max ⁽¹⁾	
Cymbol	Tarameter	General	V _{DD}	25°C	85°C	25°C	85°C	Unit
			2.4 V	1.0	1.8	2.1	14	
	Supply current in Standby mode	RTC disabled	3.0 V	1.2	2.1	2.7	16	
			3.6 V	1.4	2.5	3.0	19	
^I DD(Standby)		DTO available d	2.4 V	1.3	2.1	2.2	17	μA
		RTC enabled, clocked by LSI	3.0 V	1.7	2.5	2.9	19	
			3.6 V	2.1	3.0	3.8	19	

^{1.} Based on characterization results, not tested in production.

Symbol	Parameter	Conditio	Conditions		Тур	
Symbol		RTC	V _{BAT}	25°C	85°C	Unit
Er	Enabled, clocked by	2.4 V	270	360		
	Supply current in VBAT mode	LSE bypass at 32.768 kHz	3.0 V	360	460	
l			3.6 V	470	600	nA
IDD_VBAT		Enabled, clocked by	2.4 V	410	440	ПА
		LSE crystal at	3.0 V	510	530	
		32.768 kHz	3.6 V	630	770	

Table 30. Current consumption in VBAT mode

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used with internal or external pull-up or pull-down resistor generate current consumption when the pin is externally or internally tied low or high, respectively. The value of this current consumption can be simply computed by using the pull-up/pull-down resistor values. For internal pull-up/pull-down resistors, the indicative values are given in *Table 48: I/O static characteristics*. Any other external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 31: Current consumption of peripherals*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal and external) connected to the pin:

$$I_{SW} = V_{DDIO1} \times f_{SW} \times C$$



where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DDIO1} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 18: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in the following table. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 31. Current consumption of peripherals

		Consumption in μA/MHz					
Peripheral	Bus	Range 1	Range 2	Low-power run and sleep			
IOPORT Bus	IOPORT	0.5	0.4	0.3			
GPIOA	IOPORT	3.1	2.4	3.0			
GPIOB	IOPORT	2.9	2.3	3.0			
GPIOC	IOPORT	0.9	0.8	1.0			
GPIOD	IOPORT	0.7	0.6	1.0			
GPIOF	IOPORT	0.5	0.5	1.0			
Bus matrix	AHB	3.2	2.2	2.8			
All AHB Peripherals	AHB	9.8	8.2	8.5			
DMA1/DMAMUX	AHB	3.4	2.9	3.0			
CRC	AHB	0.5	0.4	0.5			
FLASH	AHB	4.3	3.6	3.5			
All APB peripherals	APB	23.5	20.0	20.5			
AHB to APB bridge ⁽¹⁾	APB	0.2	0.2	0.1			
PWR	APB	0.4	0.3	0.5			
SYSCFG	APB	0.4	0.4	0.5			
WWDG	APB	0.2	0.3	0.5			

		Consumption in µA/MHz					
Peripheral	Bus	Range 1	Range 2	Low-power run and sleep			
TIM1	APB	7.0	5.9	6.5			
TIM3	APB	3.6	3.1	3.5			
TIM14	APB	1.5	1.3	1.5			
TIM16	APB	2.3	2.0	2.5			
TIM17	APB	1.0	0.8	0.3			
I2C1	APB	3.2	2.7	3.0			
I2C2	APB	0.7	0.6	1.0			
SPI1	APB	2.2	1.8	2.0			
SPI2	APB	1.3	1.1	1.5			
USART1	APB	6.6	5.6	6.0			
USART2	APB	1.8	1.5	2.0			
ADC	APB	1.6	1.5	1.5			

Table 31. Current consumption of peripherals (continued)

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 32* are the latency between the event and the execution of the first user instruction.

Symbol Parameter Conditions Тур Max Unit Wakeup time from CPU Sleep to Run 11 11 **t**WUSLEEP cycles mode Transiting to Low-power-run-mode execution in flash Wakeup time from CPU memory not powered in Low-power sleep mode; Low-power sleep 14 11 **t**WULPSLEEP cycles mode HCLK = HSI16 / 8 = 2 MHz Transiting to Run-mode execution in flash memory not powered in Stop 0 mode; 5.6 6 HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2 Wakeup time from μs twustop0 Stop 0 Transiting to Run-mode execution in SRAM or in flash memory powered in Stop 0 mode; 2 2.4 HCLK = HSI16 = 16 MHz;

Table 32. Low-power mode wakeup times⁽¹⁾

Regulator in Range 1 or Range 2

^{1.} The AHB to APB Bridge is automatically active when at least one peripheral is ON on the APB.

Table 32. Low-power mode wakeup times⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
		Transiting to Run-mode execution in flash memory not powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2		11.2	
	Wakeup time from	Transiting to Run-mode execution in SRAM or in flash memory powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2		7.5	
	Stop 1	Transiting to Low-power-run-mode execution in flash memory not powered in Stop 1 mode; HCLK = HSI16/8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)		25.3	μs
		Transiting to Low-power-run-mode execution in SRAM or in flash memory powered in Stop 1 mode; HCLK = HSI16 / 8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)	18	23.5	
twustby	Wakeup time from Standby mode	Transiting to Run mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1	14.5	30	μs
t _{WULPRUN}	Wakeup time from Low-power run mode ⁽²⁾	Transiting to Run mode; HSISYS = HSI16/8 = 2 MHz	5	7	μs

^{1.} Based on characterization results, not tested in production.

Table 33. Regulator mode transition times⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{VOST}	Transition times between regulator Range 1 and Range 2 ⁽²⁾	HSISYS = HSI16	20	40	μs

^{1.} Based on characterization results, not tested in production.

^{2.} Time until REGLPF flag is cleared in PWR_SR2.

^{2.} Time until VOSF flag is cleared in PWR_SR2.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. See Figure 12 for recommended clock input waveform.


Table 34. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
	Osci external clock source frequency	Voltage scaling Range 2	-	8	26	IVII IZ
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DDIO1}	-	V _{DDIO1}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	-	0.3 V _{DDIO1}	V
t _{w(HSEH)}	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	2
t _{w(HSEL)}	OSC_IN High or low time	Voltage scaling Range 2	18	-	-	ns

^{1.} Specified by design. Not tested in production.



Figure 12. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. See Figure 13 for recommended clock input waveform.

Table 35. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIO1}	-	V _{DDIO1}	V




Table 35. Low-speed external user clock characteristics ⁽¹⁾ (contin	ued)
--	------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIO1}	V
t _{w(LSEH)}	OSC32_IN high or low time	-	250	-	-	ns

^{1.} Specified by design. Not tested in production.

Figure 13. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 36. HSE oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	48	MHz
R _F	Feedback resistor	-	-	200	-	kΩ

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
I _{DD(HSE)}		During startup ⁽³⁾	-	-	5.5	
		$V_{DD} = 3 \text{ V},$ Rm = 30 Ω , CL = 10 pF@8 MHz	-	0.58	1	
		$V_{DD} = 3 \text{ V},$ Rm = 45 Ω , CL = 10 pF@8 MHz	-	0.59	-	
	HSE current consumption	$V_{DD} = 3 \text{ V},$ Rm = 30 Ω , CL = 5 pF@48 MHz	-	0.89	-	mA
		$V_{DD} = 3 \text{ V},$ Rm = 30 Ω , CL = 10 pF@48 MHz	-	1.14	-	
		V _{DD} = 3 V, Rm = 30 Ω, CL = 20 pF@48 MHz	-	1.94	-	
G _m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 36. HSE oscillator characteristics⁽¹⁾ (continued)

- 1. Specified by design. Not tested in production.
- 2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 14*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
1	LSE ourrent consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	20
I _{DD(LSE)} L	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	nA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	/
Gm _{critmax}		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μ Α/V
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 37. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾

^{1.} Specified by design. Not tested in production.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 15. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

5.3.8 Internal clock source characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 38. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
Δ.	HSI16 oscillator frequency drift over	T _A = 0 to 85 °C	-1	-	1	%
Δ Temp(HSI16)	temperature	T _A = -40 to 85 °C	-2	-	1.5	%
$\Delta_{ extsf{VDD(HSI16)}}$	HSI16 oscillator frequency drift over V_{DD}	V _{DD} =V _{DD} (min) to 3.6 V	-0.1	-	0.05	%
	HSI16 frequency user trimming step	From code 127 to 128	-8	-6	-4	
TRIM		From code 63 to 64 From code 191 to 192	-5.8	-3.8	-1.8	%
		For all other code increments	0.2	0.3	0.4	,
D _{HSI16} ⁽²⁾	Duty Cycle	-	45	-	55	%
t _{su(HSI16)} ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{stab(HSI16)} ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μA

^{1.} Based on characterization results, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 39. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	f _{LSI} LSI frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	
f _{LSI}		$V_{DD} = V_{DD}(min)$ to 3.6 V, $T_A = -40$ to 85 °C	29.5	-	34	kHz
t _{SU(LSI)} ⁽²⁾	LSI oscillator start-up time	-	-	80	130	μs
t _{STAB(LSI)} ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	1	110	180	nA

^{1.} Based on characterization results, not tested in production.

5.3.9 PLL characteristics

The parameters given in *Table 40* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 40. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL_IN}	PLL input clock frequency ⁽²⁾	-	2.66	ı	16	MHz
D _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
f	DLL multiplier output alook D	Voltage scaling Range 1	3.09	-	122	MHz
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 2	3.09	-	40	IVIITZ
£	PLL multiplier output clock R	Voltage scaling Range 1	12	-	64	MHz
f _{PLL_R_OUT}		Voltage scaling Range 2	12	-	16	IVII IZ
f	PLL VCO output	Voltage scaling Range 1	96	-	344	MHz
f _{VCO_OUT}		Voltage scaling Range 2	96	-	128	IVII IZ
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	Contain als state of SC MILE	1	50	-	±ne
	Jiller	RMS period jitter	System clock 56 MHz		40	-

^{2.} Specified by design. Not tested in production.

^{2.} Specified by design. Not tested in production.

Table 40. PLL	characteristics ⁽¹⁾	(continued)
---------------	--------------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD(PLL)} PLL power consumption on V _{DD} ⁽¹⁾		VCO freq = 96 MHz	-	200	260	
		VCO freq = 192 MHz	-	300	380	μΑ
		VCO freq = 344 MHz	-	520	650	

^{1.} Specified by design. Not tested in production.

5.3.10 Flash memory characteristics

Table 41. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	85	125	μs
	Row (32 double word) programming time	Normal programming	2.7	4.6	mo
^t prog_row	(32 double word) programming time	Fast programming	1.7	2.8	ms
4	Dago (2 Khuto) programming time	Normal programming	21.8	36.6	ma
^t prog_page	Page (2 Kbyte) programming time	Fast programming	13.7	22.4	ms
t _{ERASE}	Page (2 Kbyte) erase time	-	22.0	40.0	ms
4	Bank (64 Kbyte ⁽²⁾) programming time	Normal programming	0.7	1.2	
^t prog_bank		Fast programming	0.4	0.7	S
t _{ME}	Mass erase time	-	22.1	40.1	ms
		Programming	3	-	
I _{DD(FlashA)}	Average consumption from V _{DD}	Page erase	3	-	mA
		Mass erase	5	-	
I _{DD(FlashP)}	Maximum current (peak)	Programming, 2 µs peak duration	7	-	mA
22(i lasiii)	, and the second	Erase, 41 µs peak duration	7	-	

^{1.} Specified by design. Not tested in production.

Table 42. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +85 °C	1	kcycles
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	15	Years

^{1.} Guaranteed by characterization results.



^{2.} Make sure to use the appropriate division factor M to obtain the specified PLL input clock values.

^{2.} Values provided also apply to devices with less flash memory than one 64 Kbyte bank

^{2.} Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 43*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 64 MHz, LQFP48, conforming to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 64 MHz, LQFP48, conforming to IEC 61000-4-4	5A

Table 43. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Value	Unit
S _{EMI}			0.1 MHz to 30 MHz	-4	
	Peak ⁽¹⁾	f _{HCLK} = 64 MHz V _{DD} = 3.6 V, T _A = 25 °C, LQFP64 package compliant with IEC 61967-2	30 MHz to 130 MHz	1	dΒμV
			130 MHz to 1 GHz	3	
			1 GHz to 2 GHz	8	
	Level ⁽²⁾		0.1 MHz to 2 GHz	2.5	

Table 44. EMI characteristics

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 45. ESD absolute maximum ratings

Symbol	Ratings Conditions		Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-002	C2a	500	٧

^{1.} Based on characterization results, not tested in production.



^{1.} Refer to AN1709 "EMI radiated test" section.

^{2.} Refer to AN1709 "EMI level classification" section

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current is injected to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivity

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +85 °C conforming to JESD78	II Level A

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIO1} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter: ADC error above a certain limit (higher than 5 LSB TUE), induced leakage current on adjacent pins out of conventional limits (-5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 47. I/O current injection susceptibility⁽¹⁾

	Description		Functional s		
Symbol			Negative injection	Positive injection	Unit
	Injected current on pin	All except PA1, PA3, PA5, PA6, PA13, PB0, PB1, PB2, and PB8	-5	N/A	
I _{INJ}		PA1, PA5, PA13, PB1, PB2	0	+5 / N/A ⁽²⁾	mA
		PA3, PA6, PB0	-5	+5 / N/A ⁽²⁾	
		PB8	0	N/A	

^{1.} Based on characterization results, not tested in production.

^{2.} The injection current value is applicable when the switchable diode is activated, N/A when not activated.

5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 21: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Note:

For information on GPIO configuration, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

Table 48. I/O static characteristics

Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
V _{IL} ⁽¹⁾	I/O input low level	All	V _{DD} (min) < V _{DDIO1} < 3.6 V	_		0.3 x V _{DDIO1}	V	
VIL.	voltage	7 411	VDD(((iiii)) VDD(O) VOIC			0.39 x V _{DDIO1} - 0.06 ⁽³⁾		
(4)	I/O input high level			0.7 x V _{DDIO1} ⁽²⁾	-	-		
V _{IH} ⁽¹⁾	voltage	All	$V_{DD}(min) < V_{DDIO1} < 3.6 V$	0.49 x V _{DDIO1} + 0.26 ⁽³⁾	-	-	V	
V _{hys} ⁽³⁾	I/O input hysteresis	FT_xx, NRST	V _{DD} (min) < V _{DDIO1} < 3.6 V	-	200	-	mV	
	Input leakage current ⁽³⁾	All	All	$0 < V_{IN} \le V_{DDIO1}$	-	-	±70	
		put leakage except	$V_{DDIO1} \le V_{IN} \le V_{DDIO1} + 1 V$	-	-	600 ⁽⁴⁾	nA	
I _{lkg}			$V_{DDIO1} + 1 V < V_{IN} \le 5.5 V^{(3)}$	-	-	150 ⁽⁴⁾		
		FT_e (5)	$0 < V_{IN} \le V_{DDIO1}$	-	-	5	μΑ	
R _{PU}	Weak pull-up equivalent resistor (6)	V _{IN} = V _S	es	25	40	55	kΩ	
R _{PD}	Weak pull-down equivalent resistor ⁽⁶⁾	V _{IN} = V _I	DDIO1	25	40	55	kΩ	
C _{IO}	I/O pin capacitance		-	-	5	-	pF	

- 1. Refer to Figure 16: I/O input characteristics.
- 2. Tested in production.
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: $I_{Total_lleak_max} = 10 \ \mu A + [number of I/Os where V_{IN}]$ is applied on the pad] $_x I_{lkg}(Max)$.
- 5. FT_e with diode enabled. Input leakage current of FT_e I/Os with the diode disabled is the same as standard I/Os.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).



DS12991 Rev 6 61/100

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in *Figure 16*.




Figure 16. I/O input characteristics

Characteristics of FT_e I/Os

The following table and figure specify input characteristics of FT e I/Os.

Symbol Conditions Unit **Parameter** Min Max Тур Injected current on pin 5 I_{INJ} mΑ ٧ $V_{DDIO1}-V_{IN}$ Voltage over V_{DDIO1} 2 $I_{INJ} = 5 \text{ mA}$ Diode dynamic serial resistor 300 R_{d} Ω $I_{INJ} = 5 \text{ mA}$

Table 49. Input characteristics of FT_e I/Os




Figure 17. Current injection into FT e input with diode active

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 6 mA, and up to ± 15 mA with relaxed V_{OL}/V_{OH} .

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIO1}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating I_{VSS} (see *Table 18: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

- and the contract of the cont							
Symbol	Parameter	Conditions	Min	Max	Unit		
V_{OL}	Output low level voltage for an I/O pin	CMOS port ⁽³⁾	-	0.4	V		
V_{OH}	Output high level voltage for an I/O pin	I _{IO} 6 mA V _{DDIO1} ≥ 2.7 V	V _{DDIO1} - 0.4	-	٧		
V _{OL} ⁽⁴⁾	Output low level voltage for an I/O pin	TTL port ⁽³⁾	-	0.4	V		
V _{OH} ⁽⁴⁾	Output high level voltage for an I/O pin	I _{IO} = 6 mA V _{DDIO1} ≥ 2.7 V	2.4	-	V		
V _{OL} ⁽⁴⁾	Output low level voltage for an I/O pin	All I/Os	-	1.3	V		
V _{OH} ⁽⁴⁾	Output high level voltage for an I/O pin	I _{IO} = 15 mA V _{DDIO1} ≥ 2.7 V	V _{DDIO1} - 1.3	-	٧		
V _{OL} ⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = 3 mA	-	0.4	V		
V _{OH} ⁽⁴⁾	Output high level voltage for an I/O pin	$V_{DDIO1} \ge V_{DD}(min)$	V _{DDIO1} - 0.45	-	V		
V _{OLFM+}	Output low level voltage for an FT I/O	I _{IO} = 20 mA V _{DDIO1} ≥ 2.7 V	-	0.4	V		
(4)	pin in FM+ mode (FT I/O with _f option)	$ I_{IO} = 9 \text{ mA}$ $V_{DDIO1} \ge V_{DD}(\text{min})$	-	0.4	ľ		

Table 50. Output voltage characteristics⁽¹⁾⁽²⁾

Output buffer timing characteristics

The definition and values of input/output AC characteristics are given in *Figure 18* and *Table 51*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 21: General operating conditions*.

Table 51. Non-FT	c I/O output timing	g characteristics ⁽¹⁾⁽²⁾
------------------	---------------------	-------------------------------------

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	2	
	£	Maximum fraguancy	C=50 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	0.35	MHz
	f _{max}		C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	1	3	IVIITZ
00			C=10 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	0.45	
00		t _r /t _f Output rise and fall time	C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	1	100	
	+ /+		C=50 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	225	ns
	L _t y Lf		C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	75	115
			C=10 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	150	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

^{2.} As PC13, PC14 and PC15 are supplied through the power switch, the sum of currents sourced by those I/Os must not exceed 3 mA.

^{3.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{4.} Specified by design. Not tested in production.

Table 51. Non-FT_c I/O output timing characteristics⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit			
					C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	10		
	f	Maximum frequency	C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	2	MHz			
	f _{max}	iviaximum nequency	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	15	IVII IZ			
01			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	2.5				
01			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	30				
	+ /+	Output rise and fall time	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	60	2 00			
	t _r /t _f	Output rise and fail time	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	15	ns			
			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	30				
			C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	30				
	f _{max}	f _{max} Maximum frequency	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	15	MHz			
			C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	60	IVITIZ			
10			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	30				
10	t _r /t _f	t _r /t _f				C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	11	
			Output rise and fall time	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	22	ns		
				C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	4			
			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	8				
			C=30 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	60				
	£	Maximum frequency	C=30 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	30	MHz			
	f _{max}	iviaximum frequency	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	80 ⁽³⁾	IVITIZ			
11			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	40				
''			C=30 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	5.5				
	+ /+	Output rice and fall time	C=30 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	11	200			
	t _r /t _f	Output rise and fall time	C=10 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	2.5	ns			
			C=10 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	5				
Em±	f _{max}	Maximum frequency	C-50 pE 16 V < V < 2.5 V	-	1	MHz			
Fm+	t _f	Output fall time ⁽⁴⁾	C=50 pF, 1.6 V \leq V _{DDIO1} \leq 3.6 V	-	5	ns			

The I/O speed is configured with the OSPEEDRy[1:0] bitfield. The FM+ mode is configured through the SYSCFG_CFGR1 register. Refer to the reference manual RM0454 for the description of the GPIO port configuration.

Table 52. FT_c I/O output timing characteristics⁽¹⁾⁽²⁾

Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
f _{max}	f	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	2	MHz	
	¹max		C=50 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	1	IVIITZ	
0	+ /+	t,/t _f Output rise and fall time	C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	170	ne	
"	t _r /t _f	i _r /i _f Output rise at	Output rise and fall tillle	C=50 pF, 2.0 V ≤ V _{DDIO1} ≤ 2.7 V	-	330	ns

^{2.} Specified by design. Not tested in production.

^{3.} This value represents the I/O capability but the maximum system frequency is limited to 64 MHz.

^{4.} The fall time is defined between 70% and 30% of the output waveform, according to I²C specification.

(community)								
Speed	Symbol	Parameter	Conditions	Min	Max	Unit		
1 -	f _{max}	Maximum frequency	C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	10	MHz		
			C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	5	IVITIZ		
	t _r /t _f	Output rise and fall time	C=50 pF, 2.7 V ≤ V _{DDIO1} ≤ 3.6 V	-	35	ne		
	lr∕lf	t _r /t _f Output rise and fail time	C=50 pF, 1.6 V ≤ V _{DDIO1} ≤ 2.7 V	-	65	ns		

Table 52. FT_c I/O output timing characteristics⁽¹⁾⁽²⁾ (continued)

^{2.} Specified by design. Not tested in production.




Figure 18. I/O AC characteristics definition

5.3.15 **NRST** input characteristics

The NRST input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}.

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 21: General operating conditions.

Table 33. NIXO1 pill characteristics								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 x V _{DDIO1}	V		
V _{IH(NRST)}	NRST input high level voltage	-	0.7 x V _{DDIO1}	-	-	V		
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV		
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ		

Table 53. NRST pin characteristics⁽¹⁾


The I/O speed is configured using the OSPEEDRy[0] bit. Refer to the reference manual RM0454 for description of the GPIO port configuration.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	2.0 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 53. NRST pin characteristics⁽¹⁾ (continued)

- 1. Specified by design. Not tested in production.
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Figure 19. Recommended NRST pin protection



- The reset network protects the device against parasitic resets.
- The user must ensure that, upon power-on, the level on the NRST pin can exceed the minimum $V_{IH(NRST)}$ level. Otherwise, the device does not exit the power-on reset.
- The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must equal or exceed the minimum length, to guarantee that it is detected by the event controller.

Table 54. EXTI input characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
PLEC	Pulse length to event controller		-	-	ns

1. Specified by design. Not tested in production.

5.3.17 **Analog switch booster**

Table 55. Analog switch booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	Supply voltage	V _{DD} (min)	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs

Symbol	Parameter	Min	Тур	Max	Unit
	Booster consumption for $V_{DD} \le 2.7 \text{ V}$	-	-	500	μA
IDD(BOOST)	Booster consumption for $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	-	900	μΛ

^{1.} Specified by design. Not tested in production.

5.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 56* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 21: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 56. ADC characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	2.0	-	3.6	V
V _{REF+}	Positive reference voltage	-	2	-	V _{DDA}	V
f	ADC clock frequency	Range 1	0.14	-	35	MHz
f _{ADC}	ADC clock frequency	Range 2	0.14	-	16	IVII IZ
D _{ADC} ⁽³⁾	ADC analog clock duty cycle	-	45	-	55	%
		12 bits	-	-	2.50	
£	Sampling rate	10 bits	-	-	2.92	MCna
f _s		8 bits	-	-	3.50	MSps
		6 bits	-	-	4.38	
f	External trigger	f _{ADC} = 35 MHz; 12 bits	-	-	2.33	MHz
f _{TRIG}	frequency	12 bits	-	-	f _{ADC} /15	IVII IZ
V _{AIN} ⁽⁴⁾	Conversion voltage range	-	V _{SSA}	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	ADC power-up time	-		2		Conversion cycle
t	Calibration time	f _{ADC} = 35 MHz		2.35		μs
t _{CAL}	Cambration time	-	82			1/f _{ADC}

Table 56. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		CKMODE[1:0] = 00	1.5 f _{ADC} + 2 f _{PCLK} cycles	-	1.5 f _{ADC} + 3 f _{PCLK} cycles	-
W _{LATENCY}	ADC_DR register write latency	CKMODE[1:0] = 01	-	4.5	-	
	laterity	CKMODE[1:0] = 10	-	8.5	-	1/f _{PCLK}
		CKMODE[1:0] = 11	-	2.5	-	
		CKMODE[1:0] = 00	2	-	3	1/f _{ADC}
+	Trigger conversion	CKMODE[1:0] = 01		6.5		
t _{LATR}	latency	CKMODE[1:0] = 10		12.5		1/f _{PCLK}
		CKMODE[1:0] = 11		3.5		
			0.043	-	4.59	μs
t _s	Sampling time	f _{ADC} = 35 MHz	1.5	-	160.5	1/f _{ADC}
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μs
	Total conversion time (including sampling time)	f _{ADC} = 35 MHz Resolution = 12 bits	0.40	-	4.95	μs
^t conv		Resolution = 12 bits	t _s + 12.5 cycles for successive approximation = 14 to 173		1/f _{ADC}	
t _{IDLE}	Laps of time allowed between two conversions without rearm	-	-	-	100	μs
		f _s = 2.5 MSps	-	410	-	
I _{DDA(ADC)}	ADC consumption from V _{DDA}	f _s = 1 MSps	-	164	-	μΑ
	DDA	f _s = 10 kSps	-	17	-	
		f _s = 2.5 MSps	-	65	-	
I _{DDV(ADC)}	ADC consumption from V _{REF+}	f _s = 1 MSps	-	26	-	μΑ
	NECT	f _s = 10 kSps	-	0.26	-	

^{1.} Specified by design. Not tested in production.

^{2.} I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when $V_{DDA} < 2.4 \text{ V}$ and disabled when $V_{DDA} \ge 2.4 \text{ V}$.

^{3.} This requirement is granted when the incoming clock (PCLK or ADC asynchronous clock) is divided by two or more in the ADC. For other cases, refer to the reference manual section ADC clock for information on how to fulfill this requirement.

^{4.} V_{REF+} is internally connected to V_{DDA} on some packages.Refer to *Section 4: Pinouts, pin description and alternate functions* for further details.

Table 57. Maximum ADC RAIN

	Table 57. Maximum ADC R _{AIN}							
Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R _{AIN} ⁽¹⁾⁽²⁾ (Ω)					
	1.5	43	50					
	3.5	100	680					
	7.5	214	2200					
12 bits	12.5	357	4700					
12 bits	19.5	557	8200					
	39.5	1129	15000					
	79.5	2271	33000					
	160.5	4586	50000					
	1.5	43	68					
	3.5	100	820					
	7.5	214	3300					
10 bits	12.5	357	5600					
	19.5	557	10000					
	39.5	1129	22000					
	79.5	2271	39000					
	160.5	4586	50000					
	1.5	43	82					
	3.5	100	1500					
	7.5	214	3900					
0 h:ta	12.5	357	6800					
8 bits	19.5	557	12000					
	39.5	1129	27000					
	79.5	2271	50000					
	160.5	4586	50000					
	1.5	43	390					
	3.5	100	2200					
	7.5	214	5600					
0 1:4-	12.5	357	10000					
6 bits	19.5	557	15000					
	39.5	1129	33000					
	79.5	2271	50000					
	160.5	4586	50000					
		ı						

^{1.} Specified by design. Not tested in production.



^{2.} I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when $V_{DDA} \ge 2.4$ V.

Table 58. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾	Min	Тур	Max	Unit
ET	Total unadjusted error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	3	6.5	LSB
EO	Offset error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	1.5	4.5	LSB
EG	Gain error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	3	5	LSB
ED	Differential linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	1.2	1.5	LSB
EL	Integral linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	2.5	3	LSB
ENOB	Effective number of bits	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	9.6	10.2	-	bit
SINAD	Signal-to-noise and distortion ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	59.5	63	-	dB
SNR	Signal-to-noise ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_{S} \le 2.5 \text{ MSps};$ $T_{A} = \text{entire range}$	60	64	-	dB
THD	Total harmonic distortion	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	-74	-70	dB

^{1.} Based on characterization results, not tested in production.

^{2.} ADC DC accuracy values are measured after internal calibration.

Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion
of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins
susceptible to receive negative current.

^{4.} I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} \geq 2.4 V.





Figure 20. ADC accuracy characteristics





- 1. Refer to Table 56: ADC characteristics for the values of RAIN and CADC.
- 2. C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 48: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 48: I/O static characteristics for the values of I_{lkq}.
- 4. Refer to Figure 9: Power supply scheme.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 9: Power supply scheme*. The 100 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

5.3.19 Temperature sensor characteristics

Table 59. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START(TS_BUF)} (1)	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} ⁽¹⁾	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	t _{S_temp} ⁽¹⁾ ADC sampling time when reading the temperature		-	-	μs
I _{DD(TS)} ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μΑ

- 1. Specified by design. Not tested in production.
- 2. Based on characterization results, not tested in production.
- 3. Measured at V_{DDA} = 3.0 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.
- 4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

5.3.20 V_{BAT} monitoring characteristics

Table 60. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}		39	-	kΩ
Q	Ratio on V _{BAT} measurement		3	-	-
Er ⁽¹⁾	Error on Q		-	10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the VBAT	12	-	-	μs

^{1.} Specified by design. Not tested in production.

Table 61. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{BC}	Battery	VBRS = 0	-	5	-	
	charging resistor	VBRS = 1	-	1.5	-	kΩ

5.3.21 Timer characteristics

The parameters given in the following tables are specified by design and not tested in production. Refer to *Section 5.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).



Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Time resolution time	f _{TIMxCLK} = 64 MHz	15.625	-	ns
f	Timer external clock frequency	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	on CH1 to CH4	f _{TIMxCLK} = 64 MHz	0	40	IVII IZ
Res _{TIM}	Timer resolution	TIMx	-	16	bit
+	16-bit counter clock period	-	1	65536	t _{TIMxCLK}
tCOUNTER		f _{TIMxCLK} = 64 MHz	0.015625	1024	μs
t	Maximum possible count with	-	-	65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT	32-bit counter	f _{TIMxCLK} = 64 MHz	-	67.10	S

Table 62. TIMx⁽¹⁾ characteristics

Table 63. IWDG min/max timeout period at 32 kHz LSI clock⁽¹⁾

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an uncertainty of one RC period.

5.3.22 Characteristics of communication interfaces

I²C-bus interface characteristics

The I²C-bus interface meets timing requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The timings are ensured by design as long as the I2C peripheral is properly configured (refer to the reference manual RM0454) and when the I2CCLK frequency is greater than the minimum shown in the following table.

^{1.} TIMx is used as a general term to refer to a timer (for example, TIM1).

Symbol Condition Unit **Parameter** Typ Standard-mode 2 Analog filter enabled 9 DNF = 0Fast-mode Minimum I2CCLK Analog filter disabled 9 frequency for correct DNF = 1 MHz f_{I2CCLK(min)} operation of I2C peripheral Analog filter enabled 18 DNF = 0Fast-mode Plus Analog filter disabled 16 DNF = 1

Table 64. Minimum I2CCLK frequency

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIO1} is disabled, but is still present. Only FT_f I/O pins support Fm+ low-level output current maximum requirement. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the following table for its characteristics:

Table 65.	I2C analo	g filter	characteristics ⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Limiting duration of spikes suppressed by the filter ⁽²⁾	50	260	ns

- 1. Based on characterization results, not tested in production.
- 2. Spikes shorter than the limiting duration are suppressed.

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 66* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 21: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 11 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 66. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode V _{DD} (min) < V _{DD} < 3.6 V Range 1			32	
		Master transmitter V _{DD} (min) < V _{DD} < 3.6 V Range 1			32	
f _{SCK}	SPI clock frequency	Slave receiver V _{DD} (min) < V _{DD} < 3.6 V Range 1	_	_	32	MHz
1/t _{c(SCK)}		Slave transmitter/full duplex 2.7 < V _{DD} < 3.6 V Range 1			32	
		Slave transmitter/full duplex $V_{DD}(min) < V_{DD} < 3.6 V$ Range 1			25	
		V _{DD} (min) < V _{DD} < 3.6 V Range 2			8	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4 x T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2 x T _{PCLK}	-	-	ns
t _{w(SCKH)}	SCK high time	Master mode	T _{PCLK} - 1.5	T _{PCLK}	T _{PCLK} + 1	ns
t _{w(SCKL)}	SCK low time	Master mode	T _{PCLK} - 1.5	T _{PCLK}	T _{PCLK} + 1	ns
t _{su(MI)}	Master data input setup time	-	1	-	-	ns
t _{su(SI)}	Slave data input setup time	-	3	-	-	ns
t _{h(MI)}	Master data input hold time	-	5	-	-	ns
t _{h(SI)}	Slave data input hold time	-	2	-	-	ns
t _{a(SO)}	Data output access time	Slave mode	9	-	34	ns
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns
		2.7 < V _{DD} < 3.6 V Range 1	-	9	12	
t _{v(SO)}	Slave data output valid time	V _{DD} (min) < V _{DD} < 3.6 V Range 1	-	9	19.5	ns
		V _{DD} (min) < V _{DD} < 3.6 V Voltage Range 2	-	11	24	
t _{v(MO)}	Master data output valid time	-	-	3	5	ns

Table 66. SPI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{h(SO)}	Slave data output hold time	-	5	-	-	ns
t _{h(MO)}	Master data output hold time	-	1	-	-	ns

^{1.} Based on characterization results, not tested in production.

Figure 22. SPI timing diagram - slave mode and CPHA = 0





Figure 23. SPI timing diagram - slave mode and CPHA = 1






Figure 24. SPI timing diagram - master mode

Table 67. I²S characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S main clock output	f _{MCK} = 256 x Fs; (Fs = audio sampling frequency) Fs _{min} = 8 kHz; Fs _{max} = 192 kHz;	2.048	49.152	MHz
£	12C aloak fraguanay	Master data	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data	-	64xFs	IVITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time Master mode		-	6	ns
t _{h(WS)}	WS hold time	Master mode	3	-	ns
t _{su(WS)}	WS setup time	Slave mode	3	-	ns
t _{h(WS)}	WS hold time	Slave mode	2	-	ns
t _{su(SD_MR)}	Data input actua time	Master receiver	4	-	ns
t _{su(SD_SR)}	Data input setup time	Slave receiver	5	-	ns
t _{h(SD_MR)}	Data input hald time	Master receiver	4.5	-	ns
t _{h(SD_SR)}	- Data input hold time	Slave receiver	2	-	ns
	Data output valid time -	after enable edge; 2.7 < V _{DD} < 3.6V		10	
$t_{v(SD_ST)}$	slave transmitter	after enable edge; V _{DD} (min) < V _{DD} < 3.6V	-	15	ns

Table 67. I²S characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{v(SD_MT)}	Data output valid time - master transmitter	after enable edge	-	5.5	ns
t _{h(SD_ST)}	Data output hold time - slave transmitter	after enable edge	7	-	ns
t _{h(SD_MT)}	Data output hold time - master transmitter	after enable edge	1	-	ns

^{1.} Based on characterization results, not tested in production.

Figure 25. I²S slave timing diagram (Philips protocol)



- 1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DDIO1}$ and 0.7 $\rm V_{DDIO1}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 26. I²S master timing diagram (Philips protocol)

- 1. Based on characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte

USART (SPI mode) characteristics

Unless otherwise specified, the parameters given in *Table 68* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 21: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 10 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, and RX for USART).

Table 60. 66ART Gliaracteristics in 611 mode									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{CK}	USART clock frequency	Master mode	-	-	8	MHz			
		Slave mode	-	-	21	IVII IZ			
t _{su(NSS)}	NSS setup time	Slave mode	$T_{ker}^{(1)} + 2$	-	-	ns			
t _{h(NSS)}	NSS hold time	Slave mode	2	-	-	ns			


Table 68, USART characteristics in SPI mode

Table 68. USART characteristics in SPI mode

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{w(CKH)}	CK high time	- Master mode	1 / f _{CK} / 2 - 1	1 / f _{CK} / 2	1 / f _{CK} / 2	ns
t _{w(CKL)}	CK low time		-	1 / 1CK / 2	+ 1	ns
+	Data input setup time	Master mode	$T_{ker}^{(1)} + 2$	-	-	ns
t _{su(RX)}	Data input setup time	Slave mode	3	-	-	ns
+	Data input hold time	Master mode	2	-	-	ns
t _{h(RX)}	Data input noid time	Slave mode	1	-	-	ns
+	Data output valid time	Master mode	-	1	2	ns
$t_{V(TX)}$	Data output valid time	Slave mode	-	10	19	ns
t _{h(TX)}	Data output hold time	Master mode	0	-	-	ns
		Slave mode	7	-	-	ns

^{1.} T_{ker} is the $usart_ker_ck_pres$ clock period

Figure 27. USART timing diagram in SPI master mode






Figure 28. USART timing diagram in SPI slave mode

STM32G030x6/x8 Package information

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on www.st.com, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

A WLCSP simplified marking example (if any) is provided in the corresponding package information subsection.

6.2 SO8N package information (O7)

This SO8N is an 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package.




Figure 29. SO8N -Outline

1. Drawing is not to scale.

Table 69. SO8N -Mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.750	-	-	0.0689
A1	0.100	-	0.250	0.0039	-	0.0098

Table 69. SO8N -Mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
A2	1.250	-	-	0.0492	-	-
b	0.280	-	0.480	0.0110	-	0.0189
С	0.100	-	0.230	0.0039	-	0.0091
D ⁽²⁾	4.800	4.900	5.000	0.1890	0.1929	0.1969
E	5.800	6.000	6.200	0.2283	0.2362	0.2441
E1 ⁽³⁾	3.800	3.900	4.000	0.1496	0.1535	0.1575
е	-	1.270	-	-	0.0500	-
h	0.250	-	0.500	0.0098	-	0.0197
k	0°	-	8°	0°	-	8°
L	0.400	-	1.270	0.0157	-	0.0500
L1	-	1.040	-	-	0.0409	-
ccc	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

Note:

The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash, but including any mismatch between the top and bottom of plastic body. Measurement side for mold flash, protusions or gate burrs is bottom side.

^{2.} Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side

^{3.} Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

0.6 (x8) 6 £ 9 1.27

Figure 30. SO8N - Footprint example

1. Dimensions are expressed in millimeters.

6.3 TSSOP20 package information (YA)

TSSOP20 is a 20-lead, 6.5 x 4.4 mm thin small-outline package with 0.65 mm pitch.

PIN 1
D
Basa C
A

YA ME_V3

Figure 31. TSSOP20 - Outline

1. Drawing is not to scale.

Table 70. TSSOP20 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D ⁽²⁾	6.400	6.500	6.600	0.2520	0.2559	0.2598
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772
е	-	0.650	-	-	0.0256	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

^{2.} Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.




Figure 32. TSSOP20 - Footprint example

1. Dimensions are expressed in millimeters.

6.4 LQFP32 package information (5V)

This LQFP is a 32-pin, 7 x 7 mm, low-profile quad flat package.

Note: Figure 33 is not to scale.

Refer to the notes section for the list of notes on Figure 33 and Table 71.

Figure 33. LQFP32 - Outline




Table 71. LQFP32 - Mechanical data

Council of		millimeters			inches ⁽¹⁴⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
А	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.30	0.37	0.45	0.0118	0.0146	0.0177
b1 ⁽¹¹⁾	0.30	0.35	0.40	0.0118	0.0128	0.0157
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾		9.00 BSC		0.3543 BSC		
D1 ⁽²⁾⁽⁵⁾	7.00 BSC				0.2756 BSC	
е		0.80 BSC		0.0315 BSC		
E ⁽⁴⁾		9.00 BSC		0.3543 BSC		
E1 ⁽²⁾⁽⁵⁾		7.00 BSC		0.2756 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00 REF			0.0394 REF	
N ⁽¹³⁾			3	32		
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾⁽⁷⁾⁽¹⁵⁾	0.20				0.0079	
bbb ⁽¹⁾⁽⁷⁾⁽¹⁵⁾	0.20			0.0079		
ccc ⁽¹⁾⁽⁷⁾⁽¹⁵⁾	0.10			0.0039		
ddd ⁽¹⁾⁽⁷⁾⁽¹⁵⁾		0.20	0.20			

Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at the seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- All dimensions are in millimeters.
- 8. No intrusion is allowed inwards the leads.
- 9. Dimension b does not include a dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between the protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. The exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. N is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to four decimal digits.
- 15. Recommended values and tolerances.




Figure 34. LQFP32 - Footprint example

1. Dimensions are expressed in millimeters.

6.5 LQFP48 package information (5B)

This LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 35. LQFP48 - Outline⁽¹⁵⁾




Table 72. LQFP48 - Mechanical data

Complete		millimeters			inches ⁽¹⁴⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾		9.00 BSC			0.3543 BSC	
D1 ⁽²⁾⁽⁵⁾		7.00 BSC			0.2756 BSC	
E ⁽⁴⁾		9.00 BSC		0.3543 BSC		
E1 ⁽²⁾⁽⁵⁾		7.00 BSC		0.2756 BSC		
е		0.50 BSC		0.1970 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00 REF		0.0394 REF		
N ⁽¹³⁾				48		
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾⁽⁷⁾	0.20				0.0079	
bbb ⁽¹⁾⁽⁷⁾	0.20				0.0079	
ccc ⁽¹⁾⁽⁷⁾	0.08				0.0031	
ddd ⁽¹⁾⁽⁷⁾	0.08				0.0031	

Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

Figure 36. LQFP48 - Footprint example

1. Dimensions are expressed in millimeters.

6.6 Thermal characteristics

The operating junction temperature T_J must never exceed the maximum given in *Table 21: General operating conditions*

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is:

$$T_J(max) = T_A(max) + P_D(max) \times \Theta_{JA}$$

where:

- T_A(max) is the maximum operating ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- $\bullet \qquad \mathsf{P}_\mathsf{D} = \mathsf{P}_\mathsf{INT} + \mathsf{P}_\mathsf{I/O},$
 - P_{INT} is power dissipation contribution from product of I_{DD} and V_{DD}
 - P_{I/O} is power dissipation contribution from output ports where:

$$\mathsf{P}_\mathsf{I/O} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma \; ((\mathsf{V}_\mathsf{DDIO1} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.


Symbol	Parameter	Package	Value	Unit
	Thermal resistance	SO8N 4.9 × 6 mm	134	
		TSSOP20 6.4 × 4.4 mm	88	°C/W
Θ_{JA}	junction-ambient	LQFP32 7 × 7 mm	84	
		LQFP48 7 × 7 mm	84	
		SO8N 4.9 × 6 mm	86	
Θ _{JB}	Thermal resistance junction-board	TSSOP20 6.4 × 4.4 mm	57	°C/W
		LQFP32 7 × 7 mm	76	
		LQFP48 7 × 7 mm	76	
	Θ _{JC} Thermal resistance junction-board	SO8N 4.9 × 6 mm	30	
Θ _{JC}		TSSOP20 6.4 × 4.4 mm	19	°C/W
		LQFP32 7 × 7 mm	42	
		LQFP48 7 × 7 mm	42	

Table 73. Package thermal characteristics

6.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (still air). Available from www.jedec.org.

7 Ordering information



For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact your nearest ST sales office.

8 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



DS12991 Rev 6 97/100

Revision history STM32G030x6/x8

9 Revision history

Table 74. Document revision history

Date	Revision	Changes
26-Jun-2019	1	Initial release
09-Dec-2019	2	Added Section 3.12: DMA request multiplexer (DMAMUX). Corrected figures with package marking examples. Corrected I/O numbers in Table 2: STM32G030x6/x8 family device features and peripheral counts. Added I/O types in Table 12: Pin assignment and description.
22-Apr-2020	3	Cover page updated; Section 2: Description updated; Table 18: Voltage characteristics updated; Table 19: Current characteristics: Note 2 removed; Table 56: ADC characteristics: major update.
20-Jan-2022	4	Footnote of <i>Table 12: Pin assignment and description</i> updated; V _{ESD(HBM)} updated in <i>Table 45: ESD absolute maximum ratings</i> ; Packages in <i>Section 6: Package information</i> re-ordered from lowest to highest pin count.
05-Jun-2025	5	Cover page updated. Added Section 6.1: Device marking and removed per-package Device marking sections. Updated Figure 5.1.6: Power supply scheme. Packages re-ordered from lowest to highest pin count in Section 4: Pinouts, pin description and alternate functions. Updated Section 6.6: Thermal characteristics; Added Section 8: Important security notice. In Section 2: Description, updated leading text, Table 2: STM32G030x6/x8 family device features and peripheral counts, and Figure 1: Block diagram; In Section 3: Functional overview, updated Section 3.3: Embedded flash memory: added information on OTP in Table 3: Access status versus readout protection level and execution modes; updated Section 3.5: Boot modes, Section 3.7: Power supply management and Figure 2: Power supply overview, Section 3.14: Analog-to-digital converter (ADC), Section 3.15.1: Advanced-control timer (TIM1). In Section 4: Pinouts, pin description and alternate functions, package figures updated and re-ordered from smallest to largest, updated Figure 3: STM32G030Jx SO8N pinout, updated Table 11: Terms and symbols used in Pin assignment and description table, updated information for pin NRST, PA0 through PA2 in Table 12: Pin assignment and description. In Section 5.2: Absolute maximum ratings, added information on mission profile and updated Table 18: Voltage characteristics.

STM32G030x6/x8 Revision history

Table 74. Document revision history (continued)

Date	Revision	Changes
05-Jun-2025	5 (cont'd)	In Section 5.3: Operating conditions, all table footnotes "Guaranteed by design" changed to "Specified by design. Not tested in production", updated Table 21: General operating conditions, Table 23: Embedded reset and power control block characteristics - corrected VPOR and VPDR values, Section: I/O system current consumption, Table 44: EMI characteristics, Section: General input/output characteristics (a note added), Table 50: Output voltage characteristics, title change for Section: Output buffer timing characteristics and Table 51: Non-FT_C I/O output timing characteristics, added Table 52: FT_C I/O output timing characteristics, updated Figure 18: I/O AC characteristics definition, Figure 19: Recommended NRST pin protection, added Section 5.3.16: Extended interrupt and event controller input (EXTI) characteristics, updated Table 56: ADC characteristics, Table 58: ADC accuracy, Figure 20: ADC accuracy characteristics, Figure 21: ADC typical connection diagram, Figure 22: SPI timing diagram - slave mode and CPHA = 0, Figure 23: SPI timing diagram - slave mode and CPHA = 1, Figure 24: SPI timing diagram - master mode, title of Section: USART (SPI mode) characteristics and Table 68: USART characteristics in SPI mode, added Figure 27: USART timing diagram in SPI master mode and Figure 28: USART timing diagram in SPI slave mode. Updated Section 6: Package information, with added Section 6.1: Device marking, and removed corresponding subsections for all packages. Updated Table 73: Package thermal characteristics. Added Section 8: Important security notice.
20-Jun-2025	6	Update of Table 2: STM32G030x6/x8 family device features and peripheral counts, Table 47: I/O current injection susceptibility, and Table 48: I/O static characteristics.

99/100

IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved