Computer Architectures
02LSEOV

Cotober 16th 2025

Laboratory
2

REVALOR RICCARDO
s339423

Delivery date:
October 16th 2025

The expected delivery of lab_02.zip must include:
- program_1.s
- This file, filled with information and possibly compiled in a pdf format.

Please configure the WinMIPS64 simulator with the *Initial Configuration* provided belowc):

Integer ALU: 1 clock cycleData memory: 1 clock cycle

Code address bus: 12Data address bus: 12

• FP arithmetic unit: pipelined, 4 clock cycles

• FP multiplier unit: pipelined, 6 clock cycles

• FP divider unit: not pipelined, 30 clock cycles

1) Write an assembly program (**program_1.s**) for the *WinMIPS64* architecture described before being able to implement the following high-level code:

```
for (i = 31; i >= 0; i--){
	v4[i] = v1[i]*v1[i] - v2[i];
	v5[i] = v4[i]/v3[i] - v2[i];
	v6[i] = (v4[i]-v1[i])*v5[i];
}
```

Assume that the vectors v1[], v2[], and v3[] have been previously allocated in memory and contain 32double-precision **floating-point values**; also assume that v3[] doesnot contain 0 values. Additionally, the vectors v4[], v5[], v6[]are empty vectors also allocated in memory.

Calculate the data memory footprint of your program:

Data	Number of bytes
V1	256
V2	256
V3	256
V4	256
V5	256
V6	256
Total	1536

Are there any issues? Yes, where and why? No? Do you need to change something?

Your answer:

I noticed that the mathematical results of the operations are right, but there are performance problems affecting the pipeline. For example with the instructions mul.d f4, f1, f1 and sub.d f4, f2: since both write on f4 the compiler stalls one of them to finish the execution of the other.

I executed the program with **forwarding disabled**.

To improve the performance, I tried to move some **independent instructions** between dependent ones to reduce pipeline stalls. For example, I reordered the mul.d f4, f1, f1 and sub.d f4, f4, f2 instructions by placing 1.d f3, v3(r1) in between. At first, the required clock cycles were 2599, after the enhancements they became 2407.

ATTENTION: WinMIPS64 has a limitation regarding the maximum length of the string when declaring a vector. It is therefore recommended to split the elements of the vectors into multiple lines: this also increases readability.

• Calculate the CPU performance equation (CPU time) of the above program by assuming a clock frequency of 15 MHz:

By definition:

- CPI is equal to the number of clock cycles required by the related functional unit to execute the instruction (EX stage).
- IC_i is the number of times an instruction is repeated in the referenced source code.

DISCLAIMER: I am considering an ideal case, with no stalls nor hazards

Clock cycle period = T = 1 / 15 MHz =
$$66.67 * 10^{-9}$$
 s

The first two instructions (two daddui) are not in the cycle so for them: $CPI*IC_{first 2} = (1*1+1*1) = 2$

The last instruction (halt) is also not part of the cycle so:

$$CPI*IC_{halt} = (1*1) = 1$$

Regarding the instructions in the cycle (we have 32 iterations):

Instruction	CPI	IC
1.d	1	32 * 3 = 96
s.d	1	32 * 3 = 96
mul.d	6	32 * 2 = 64
div.d	30	32
sub.d	4	32 * 3 = 96
slt	1	32
daddi	1	32
daddui	1	32
beq	1	32

So, for the cycle we have:

CPI*IC _{cycle} =
$$(1*96 + 1*96 + 6*64 + 30*32 + 4*96 + 1*32 + 1*32 + 1*32 + 1*32) = (6*96 + 6*64 + 34*32) = 2048$$

The total CPU time is therefore calculated as:

CPU time = (CPI*IC
$$_{\text{first 2}}$$
 + CPI*IC $_{\text{halt}}$ + CPI*IC $_{\text{cycle}}$) * T = (2+1+2048) * 66.67 * 10^-9 s = 0.00013674 s = **136.74** μ s

- Recalculate the CPU performance equation assuming that you can triple the speed by just one unit of your choice between the FP multiplier or the FP divider:
 - FP multiplier unit: 6→2clock cycles
 - FP divider unit: $30 \rightarrow 10$ clock cycles

CPU time calculation with **DIV** speeded up:

CPI*IC _{cycle} =
$$(1*96 + 1*96 + 6*64 + 10*32 + 4*96 + 1*32 + 1*32 + 1*32 + 1*32) = (6*96 + 6*64 + 24*32) = 1728$$

CPU time = (CPI*IC _{first 2} + CPI*IC _{halt} + CPI*IC _{cycle}) * T =
$$(2+1+1728)$$
 * $66.67 * 10^{-9}$ s = 0.00011541 s = **115.41** μ s

Table 1: CPU time by hand

	Initial CPU time (a)	CPU time (b – MUL speeded up)	CPU time (b – DIV speeded up)
program_1.s	136.74 μs	/	115.41 μs

• Using the simulator, calculate the CPU time again and fill in the following table:

Table 2: CPU time using the simulator

Initial config:

2407 total clock cycles

Cpu time =
$$2407 * T = 2407 * 66.67 * 10^-9 s = 0.00016474 s = 164.74 \mu s$$

With DIV speeded up:

1767 total clock cycles

Cpu time =
$$1767 * T = 1767 * 66.67 * 10^-9 s = 0.000117805 s = 117.81 \mu s$$

	Initial CPU time (a)	CPU time (b - MUL speeded	CPU time (b – DIV speeded up)
		up)	
program_1.s	164.74 μs	/	117.81 μs

Are there any differences? If so, where and why? If not, please provide some comments in the box below:

Your answer:

The simulator results are slightly **higher**, as expected, because the provided formula for CPU time, used in calculations by hand, does not take into account potential stalls or hazards in the pipeline, and thus only refers to the ideal length of the EX stage, as specified by the units latencies.

In fact, by hand I estimate a number of clock cycles equal to 2051 (Initial config.) and 1728 (DIV enhanced), when in reality they are 2407 (Initial config.) and 1767 (DIV enhanced).

• Using the simulator and the *Initial Configuration*, enable the Forwarding option and compute how many clock cycles the program takes to execute.

Table 3: forwarding enabled

	Number	of	IPC	(Instructions	Per
	clock cycles		Clock)		
program_1.s	1862		0.276		

Enable one at a time the *optimization features* that were initially disabled and collect statistics to fill the following table (fill all required data in the table before exporting this file to pdf format to be delivered).

Table 4: Program performance for different processor configurations

Program	Forward	ding	Branch Buffer	Target	Delay S	Slot	1	ding + Target
	IPC	CC	IPC	CC	IPC	CC	IPC	CC
program_1.s	0.276	1862	0.214	2410	0.231	82	0.281	1835

2) Using the WinMIPS64 simulator, validate experimentally the Amdahl's law, defined as follows:

$$speedup_{overall} = \frac{execution \ time_{old}}{execution \ time_{new}} = \frac{1}{(1 - fraction_{enhanced}) + \frac{fraction_{enhanced}}{speedup_{enhanced}}}$$

- a. Using the program developed before: program 1.s
- b. Modify the processor architectural parameters related to multicycle instructions (Menu-Configure-Architecture) in the following way:
 - 1) Configuration 1
 - Starting from the *Initial Configuration*, change the FP addition latency to 3
 - 2) Configuration 2
 - Starting from the *Initial Configuration*, change the FP multiplier latency to 4
 - 3) Configuration 3
 - Starting from the *Initial Configuration*, change the FP division latency to 10

Compute both manually (using the Amdahl's Law) and with the simulator the speed-up for any one of the previous processor configurations. Compare the obtained results and complete the following table.

All the **optimization features** (including forwarding) have been **DISABLED** during this test.

1) By hand:

```
Speedup _{\rm enhanced}=4 / 3 = 1.33 for all FP sums and subs instructions Instructions _{\rm enhanced}=3 instructions * 32 cycles = 96 instructions Fraction _{\rm enhanced}=96 / 515=0.186=18.6\% Speedup _{\rm overall}=1 / (1-0.186+0.186/1.33)=1.048 Using WinMIPS64: Speedup overall = 2407 cycles / 2311 cycles = 1.042
```

2) By hand: Speedup _{enhanced} = 6 / 4 = 1.5 for all FP mul instructions Instructions _{enhanced} = 2 instructions * 32 cycles = 64 instructions Fraction _{enhanced} = 64 / 515 = 0.124 = 12.4%

Speedup _{overall} = 1 / (1-0.124 + 0.124 / 1.5) = 1.043

Using WinMIPS64:

Speedup overall = 2407 cycles / 2279 cycles = 1.056

3) By hand:

```
Speedup _{\rm enhanced} = 30 / 10 = 3 for all FP div instructions
Instructions _{\rm enhanced} = 1 instruction * 32 cycles = 32 instructions
Fraction _{\rm enhanced} = 32 / 515 = 0.062 = 6.2\%
```

```
Speedup overall = 1 / (1-0.062 + 0.062 / 3) = 1.043
Using WinMIPS64:
Speedup overall = 2407 cycles / 1767 cycles = 1.362
```

Table 5: program_1.s speed-up computed by hand and by simulation

Proc. Config.	Initial config.	Config. 1	Config. 2	Config. 3
	[c.c.]			
Speed-up comp.				
By hand	1	1.048	1.043	1.043
By simulation	<u>1</u>	<u>1.042</u>	<u>1.056</u>	<u>1.362</u>

IMPORTANT NOTE: By now, you should have noticed that WinMIPS tends to differfrom the notation provided during the lessons. One of these is that it tends to enter the execution state even if the operands are not yet available. This can affect the number of clock cycles required to execute the program since the instruction, entering the execution phase, frees up the decoding phase, which another instruction can then use.

- 3) Consider the *Initial Configuration*.
 - Then, assume that:
 - branch delay slot is not enabled
 - data forwarding is enabled
 - the EX stage could also be completed in an out-of-order fashion
 - a) Given the following source code, esteem the number of clock cycles (CC) needed for completion using notation given during the lessons (so, not using WinMIPS). In this regard, fill in the table on the next page with the pipeline stages for a single iteration of the loop using the same notation as the first two lines. If necessary, duplicate it. Then, use the information obtained to fill in the table on this page.

.data	ouble 43, 23, 57, 34, 79, 6, 30, 44, 82, 18													(Cor	nm	en	s										loc ycle		
v1: .double 43, 23	, 5	7,	34,	79.	, 6,	30	, 44	1, 8	32,	18	;																<u> </u>	/СТС	20	
v2: .double 37, 12																														
v3: .double 44, 94	, 5	6,	67,	23	, 78	3, 3	7, 1	14,	9,	52	,																			
v4: .space 80																														
4 4														-																_
.text daddui r1,r0,0															1 4		2011	nter									-		5	-
daddui r2,r0,10														_	<u>1</u> ←			псі											<u>3</u>	
cyc: l.d fl,v1(r1)																	<u>1</u> [i	1											1	
1.d f2,v2(r1)														_			2[i												1	_
l.d f3,v3(r1)														_			3[i												1	
add.d f5,f1,f1]+v											4	
mul.d f6,f1,f2														_				i]*v											3	_
add.d f5,f5,f2																	+ v 3/f	/2[i											1 30	
div.d f7,f5,f6 s.d f7,v4(r1)														_													+		1	
daddui r1,r1,8														_	_	_	1+												1	
daddi r2,r2,-1														_			2-1												1	
bnez r2, cyc																													1	
halt																													1	
				2.0	~ .					. •							<i>.</i>				<u> </u>			4	_					
Total n			_	_		_	ın 1	he	en	tir	e p	rog	grai	n:	5+	1+	(45	*1() + 	1*	9)-	-1	= 4	166				4	66	
daddui r1,r0,0	F			М																									_	
daddui r2,r0,10		F				W	***																						_	
$\frac{1.d \text{ fl,v1(r1)}}{1.1 \text{ m}}$			F	-		М		** 7																					_	
1.d f2,v2(r1)				F		_	M	_																					_	_
1.d f3,v3(r1)					F	-	Е	_		_	_																			_
add.d f5,f1,f1						F					EA																			_
mul.d f6,f1,f2							F	_		_	E _M					_													_	
add.d f5,f5,f2			-					F		_	D																		_	
div.d f7,f5,f6									F	F	F							E_D												
s.d f7,v4(r1)												F	F	F	F	D		D	_	-	-	_	D		D					D
daddui r1,r1,8																	F	_		\rightarrow	\rightarrow	_		D	D				_	D
daddi r2,r2,-1																		F	F :	F	F	F	F	F	F	F	F	F	F	F
div.d f7,f5,f6	E_{D}	E_1	$_{\rm D}{ m E}_{ m D}$	E_{D}	E_{D}	E_{D}	E_{D}	E_{D}	E_{D}	E_{Γ}	E_{D}	E_{D}	E_{D}	E _D	E_{D}	M	W													
s.d f7,v4(r1)	_	_	D								+				D	_	M	W												
daddui r1,r1,8	F	-	_		-	-	F	F	F	F	-			F	F	D		M	W	1	\dashv								1	\dashv
daddi r2,r2,-1																F	D	Е		W	\dashv							\exists	\exists	\neg
bnez r2, cyc																	F		E I	_	w								\dashv	=
halt																			X	7	+								\dashv	\dashv
	<u> </u>	1		<u> </u>	I	I					1		l			l	l	- 1							l	l				

HINT: Use letters other than E for FP functional units or enter a subscript. For example, you can use E_A for the FP adder, E_M for the FP multiplier, and E_D for the FP divider. X =because PC was updated and halt removed

b) Repeat the same operations performed above assuming that data forwarding is disabled. If necessary, duplicate the table in the next pageto have the necessary space to complete the required work.

.data
v1: .double 43, 23, 57, 34, 79, 6, 30, 44, 82, 18
v2: .double 37, 12, 94, 59, 31, 77, 58, 21, 62, 1
v3: .double 44, 94, 56, 67, 23, 78, 37, 14, 9, 52
v4: .space 80

.text
daddui r1,r0,0
daddui r2,r0,10
cyc: l.d f1,v1(r1)
l.d f2,v2(r1)
l.d f3,v3(r1)
add.d f5,f1,f1
mul.d f6,f1,f2
add.d f5,f5,f2
div.d f7,f5,f6
s.d f7,v4(r1)
daddui r1,r1,8
daddi r2,r2,-1
bnez r2, cyc
halt

Comments	Clock
	cycles
r1 ← pointer	5
r2 ← 10	1
f1← v1[i]	2
f2← v2[i]	1
f3← v3[i]	1
$f5 \leftarrow v1[i] + v1[i]$	4
$f6 \leftarrow v1[i]*v2[i]$	3 3
$f5 \leftarrow f5 + v2[i]$	
f7 ← f5/f6	32
v4[i] ← f7	3
r1 ← r1+8	1
r2 ← r2-1	1
	3
	1
5+1+(54*10)+1 = 547	547

Total number of	CC to run the	entire program:

daddui r1,r0,0	F	D	Е	M	W																									
daddui r2,r0,10		F	D	Е	M	W																								
1.d f1,v1(r1)			F	D	D	Е	M	W																						
1.d f2,v2(r1)				F	F	D	Е	M	W																					
1.d f3,v3(r1)						F	D	Е	M	W																				
add.d f5,f1,f1							F	D	E _A	E_A	E_{A}	E _A	M	W																
mul.d f6,f1,f2								F	D	E_{M}	E_{M}	E _M	E_{M}	E _M	E_{M}	M	W													
add.d f5,f5,f2									F	D	D	D	D	D	E _A	E _A	E _A	E _A	M	W										
div.d f7,f5,f6										F	F	F	F	F	D	D	D	D	D	D	E_{D}	E _D	E_{D}	$E_{\mathbf{D}}$						
s.d f7,v4(r1)															F	F	F	F	F	F	D	D	D	D	D	D	D	D	D	D
daddui r1,r1,8																					F	F	F	F	F	F	F	F	F	F

div.d f7,f5,f6	E_{D}	M	W																											
s.d f7,v4(r1)	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Е	M	W					
daddui r1,r1,8	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	D	Е	M	W				
daddi r2,r2,-1																							F	D	Е	M	W			
bnez r2, cyc																								F	D	D	D	Е	M	W
halt																									F	F	F	X		