
The Shell CPU

Memory Modules and Final Testing



Jonathan Rice Shelley II November 18, 2020

Version 1.0

Contents

1 Overview 1

2 Test Program 2

1 Overview




Figure 1: MCU Shell Architecture.

This document details the final implementation of the Shell CPU into a MCU top level module (Figure 1). The Design has three inputs and one 16-bit output port. Embedded program memory and data memory have been added to the design using block RAMs. The three bit in line is used to select which of the eight internal CPU registers is displayed on the 16-bit bus outvalue. The VHDL for each module is to long to be listed and can be found with other documentation here.

2 Test Program

```
| Proc_purt | Proc
```

Figure 2: Test Program

A test program is written to demonstrate the functionality of system memory (Figure 2). The test program computes seven times six. The values of seven and six are loaded from memory multiplied and the result is written back to memory. The stack is used to pass data to and from the multiplication subroutine. The stack pointer is set to 255 at the beginning of the program. This test program adequately test all CPU memory functionality.



Figure 3: Test Program Simulation

The test program shown in Figure 2 is simulated in Figure 3. As shown by the Figure 3 annotations the ultimate answer 42 is computed and stored in memory at the end of the program. This final result 42 verifys that all the stack operations, loads, stores, and conditional / non-conditional jumps worked as intended. Figure 4 shows the same content as Figure 3 but also displays all CPU control signals.




Figure 4: Test Program Simulation With Control Signals