










	1	2	3	4	5	
A	<div>Power_Buss_IF</div> <div></div> <div>File: pwr_S100buss.kicad_sch</div>	<div>CPU_ROM_Serial</div> <div></div> <div>File: sch_pg1.kicad_sch</div>	<div>Floppy_Parallel_IF</div> <div></div> <div>File: sch_pg2.kicad_sch</div>	<div>Memory</div> <div></div> <div>File: sch_pg3.kicad_sch</div>	<div>S100 Bus Interface</div> <div></div> <div>File: sch_pg4.kicad_sch</div>	A
B	<div>General Notes:</div> <div>01. The CPU must be an original 80186. The "C" or "XL" suffix chips require different configuration register settings to be compatible and to have the right UCS/LCS configuration.</div> <div>02. Notwithstanding the dual footprint for the TMS4500/TMS4501, (whitch would accommodate higher density RAM), the board cannot use more than 256k on-board due to the LCS* chip select.</div> <div>NOTES/ERRATA from 1.0-001 to 1.0-002:</div> <div>01. Alternative memory arrangement using high-density SRAM like the AS6C4008 512kx8-55 configured as 2x128k.</div> <div>NOTES/ERRATA from 1.0-002 to 1.0-003:</div> <div>01. Changed serial level shifters to higher-density versions; changed serial port headers to accommodate PC motherboard DE9 dongles.</div>	<div>Design Changes:</div> <div>01. 16MHz crystal replaced by TTL oscillator.</div> <div>02. Adjustable voltage regulators replaced with either a switching regulator (5V) or small linear regulators (which are only used for serial level shifters).</div> <div>03. Entire DRAM section removed (saves 40 chips) in favor of high-density 55ns SRAM.</div> <div>04. MC1488/1489 level shifters replaced with higher-density MAX1406 shifters. J1/J2 changed to modern IBM-PC style motherboard headers.</div> <div>05. CPU package changed from LCC to PLCC which are easier to find.</div> <div>06. Prototype had four RPACKs (1k x2 and 4.7k x2) of which only two were partially used. Pull-up resistors were specified in other parts of the circuit but not used on the prototype. These have been included mut may not need to be populated.</div>	<div>ECOs on the original board:</div> <div>There are 4 changes on the back of the board:</div> <div>01. Added 1k pull-up from RN2.2 to U32.1 (pull-up on the RD_DATA* signal from the floppy).</div> <div>02. U45.2 disconnected from U45.4 and connected to U45.1 and .13 (correct on schematic).</div> <div>03. U59 inverter added to U32.7 (correct on schematic).</div> <div>04. Added jumper J9 to allow connecting U44.40 and U44.41 to VCC.</div>	B		
C						C
D					<div>Schematic page 1</div> <div>Redraw/modifications (c) Richard A. Cini</div> <div>Lomas Data Produtcs</div> <div>Sheet: /</div> <div>File: s100_Thunder186-1.0-003.kicad_sch</div> <div>Title: Lomas Thunder 186</div> <div>Size: USLetter Date: 2024-10-17</div> <div>KiCad E.D.A. 8.0.5</div> <div>Rev: 1.0-003</div> <div>Id: 1/6</div>	D
	1	2	3	4	5	





The DRAM subsystem was replaced with high-density Alliance AS6C4008-55LP which is 512kx8 and cheap/plentiful. The maximum on-board memory is 256k due to the chip select logic. Forcing A17 and A18 to GND makes the 512k byte device a 128k byte device. Bridged jumpers used in case it needs to be connected to LA18.




Schematic page 3
Redraw/modifications (c) Richard A. Cini
Lomas Data Products
Sheet: /Memory/
File: sch_pg3.kicad_sch

Title: Lomas Thunder 186


Size: A Date: 2024-10-17
KiCad E.D.A. 8.0.5

Rev: 1.0-003
Id: 5/6


Buss Status Decode




Data Buss Steering



External Address Buss Interface




Interrupt Selection



DEFAULT:
INT0 == /VIO
INT1 == /VI1
INT2 == /RX1INT + /RX2INT

Reset



NOTE: R4 is 5.1k on the schematic.

