Project 2: Simulation of CPU Cache and Memory Subsystem

Spenser Gilliland & Richard Hanley
April 14, 2011

Abstract

This report depicts the design process as well as simulation results of a memory hierarchy which includes a 512 byte instruction cache, 256 byte data cache and 2048 byte main memory. The project was successful and the collected data is presented in section 5. This design is notable because the memory hierarchy was not only simulated but synthesized for an FPGA. The results from synthesis are included in section 6. Furthermore, an assembler and linker were created to make it easier to experiment with different types of programs inorder to better assess the effectiveness of the memory hierarchy.

1 Introduction

This project presented an interesting opportunity to verify and evaluate the effectiveness of cache schemes on the performance of a computer program. The programs that were evaluated were designed to find both worse case and best case performance as well as to show the effect of the locality of memory on the overall effectiveness of the processor. In addition, the design and implementation of various memory hierarchy elements are shown.

2 Background

In common processor based systems, it is highly likely that recently accessed data or instructions will be accessed again in the immediate future. This is known as the data locality principle. Memory hierarchies attempt to take advantage of expensive fast memories to hold this consistantly accessed data and slow cheap memories to hold the remaining data. This results in a higher performance memory subsystem than raw access to the slow memory would normal entail. This idea of including the commonly accessed instructions or data in a fast memory is called caching.

For the system at hand, there are a total of three memory elements arranged in the following memory hierarchy.




Figure 1: The datapath with Cache

Register File The register file is located inside the CPU. It holds the registers that store the data immediately before ALU operations are performed on it. The register file is the eventual location of all elements in memory and all of the data must go into the register file to be processed; therefore, this is almost always the fastest memory available, and is place in the die of the processor.

I-Cache & D-Cache The I-Cache and D-Cache hold instructions and data, respectively. These are expensive but fast memories which have single cycle access. They transparently provide high speed access to commonly accessed main memory elements.

Main Memory The main memory is the slowest memory but also the largest and cheapest. It is used to store less frequently accessed data and is the initial location where a program is loaded. The memory has a six cycle access time for reads and a four cycle access time for writes.

3 Design Considerations

The design of the memory hierarchy is described by the project directions. The memory should hold 2048 bytes, the I-Cache should hold 512 bytes and the D-Cache should hold 256 bytes and both the I-Cache and D-Cache should be implemented as direct mapped caches. Additionally, the requirements specified that a cache should be implemented which uses a write-thru strategy with a no-write allocate miss strategy. This essentially dictates that the cache should operate in a bypass mode when a miss or a write is occurring.

A look through design was choosen because it allows the bus and processor to operate at completely different speeds. Additionally, certain signals such as busy, and instr are not needed at the memory controller but are required for operation of the cache.

4 Implementation

The implementation of the system was created in VHDL. The VHDL can be split into two parts the top. vhd includes all the syntheizable VHDL components and the t_top. vhd includes simulation

only components. This split between syntheizable and simulation VHDL provides flexibility to rapidly test and verify the circuit before realization in an FPGA or ASIC.

The syntheisable portion of the design includes a cache controller which is defined in cache_ctl.vhd, a cache element implementation which is defined in cache.vhd, and a memory controller which is defined in memory_ctl.vhd. The cache controller is designed to be as simple and transparent as possible. The three main portions of its implementation are the cache elements, the combinational logic, and the filler state machine. The combinational logic acts like a multiplexer which allows memory accesses to be directed at either the I-Cache, D-Cache or the Main Memory. The filler state machine is a finite state machine which fills the I-Cache and D-Cache when the memory bus is not in use by the processor. The cache elements are the main elements of the system. They take a check address which can be decomposed into a tag and index portion. The index portion is sent to the memory element and the tag portion is compared against the tag in the memory element to determine if a cache hit has occured. The data is then placed on the bus given that a cache hit has occured. The memory controller is another element designed which enforces the timing requirements presented in the project requirements.

The simulation portion of the design includes a cpu emulator which is defined in cpu.vhd, and a memory element which is defined in mem_elem.vhd. The cpu emulates the MIPS32 ISA with an additional instructions added for gathering performance information. The added instruction is defined as the stats instruction in the MIPS32 assembler. This instruction returns the number of I-Cache hits, D-Cache hits and Clock Cycles. Using this information is possible to determine the CPI of the processor and the effectiveness of the cache.

5 Design Validation

The design is validated using test programs and debugged using waveforms. There are two test programs which are used to verify the operation and efficiency of the memory hierarchy.

Test Proc Program Design This program stresses the data caches by using all available memory to store and retrieve its results. The results are then compared to expected results to

determine if the test passed or succedded. The speed up with and without cache was very noticeable as can be seen in the simulation results below.




Figure 2: The test proc program running with Cache.

Simulation Results: Test Proc The results above show test proc programs final stages of execution. This program generates some random data (pre simulation) performs some operations on the data and then compares the results between the python golden sample and the simulation data. This waveform shows the operation of the cache, CPU Bus, and memory bus very effectively. The waveform is broken into 5 sections. The first is the reset and clock signals, the second is the Instruction and PC registers, The third is the data bus between the CPU and Cache, the forth is the data bus to memory and the fifth is internal cache signals.

From this data, it is more obvious how the cache controller is designed. The cache iwr and dwr signals, ihit, and dhit, and the cache state machines state are visible and examinable.

Test Bouncer The "test_proc" file worked quite well in testing the overall validity of the processor. It ensured that the mock-up of the CPU could fetch and decode each of the instructions as well as testing the cache. However, the "boucer" program was designed to more throughly test the cache. The loop is fundamentally similar to the "test_proc" except there is some extra debugging logic around it. This debugging logic is designed to allow the debugger to quickly verify

how many loops had been executed in the simulator. After each store, the program would pull a piece of canned data from memory and compare it. If this comparison failed it would execute a "BAD" instruction.

This "BAD" instruction was added to the CPU, and it stops the execution and prints some execution data. At the end of the loop, assuming that no errors have occured the program jumps to the next page. In this project the 2048 bytes of memory was separated into 4, 512 byte, pages. Each page has the same program (with the exception of different jump and immediate values), and it's own set of random data. So the program goes between each page, and when it reaches the end, it bounces back to the original.

Simulation Results: Bouncer The bouncer makes use of a instructions, as well as some registers to help verify that the processor is working. Registers R29-31 are written to whenever a page completes (page 0 writes to R29, page 1 writes to R30, etc.). So simply by looking at the register it can be verified that the program worked properly. Second, there is a STATS instruction that is called at the beginning of the program to clock initialization time as well as at the end of each complete cycle over all 4 pages. As a result R17 has the number of instruction cycles it takes to initialize, R24 has the number of cycles up until that point, R26 has the number of D-cache hits, and R27 has the number of Icache hits. Another register, R25, has a count of all the insructions currently executed. The figures 4 and 4 on the following pages show screen captures of the register file without cache and with cache.

Taking the numbers from R24 (minus the starting value) and dividing them by R25 gives the CPI. So the CPI without cache is:

$$CPI_{nocache} = \frac{97806 - 16}{3749} = 26.08$$

$$CPI_{cache} = \frac{64577 - 16}{3586} = 18.00$$

The cache decreases CPI by about 8 cycles. This is important because the cache that was used here was direct mapped, and due to the bouncing nature of the program there would likely have

	0	1		
31	67108864	16777216		
29	8388608	4194304		
27	Θ	Θ		
25	3749	97806		
23	512	1808		
21	1536	1888		
19	5	163		
17	16	16		
15	2	Θ		
13	0	2462032416		
11	0	2246694400		
9	2462032416	2466251287		
7	2366539240	1751031136		
5	615508104	8		
3	1752	2		
1	1	Θ		

Figure 3: Register File for Bouncer Program without Cache

been significant improvements had the cache been implemented with a 4-way set associative cache things would likely have improved even more. Due to a bug in the sensitivity list the cache hit value reported by the STATS instruction was off by a factor of three. Accounting for that it is found that there were, 3076 I-cache hits and 4223 D-cache hits. There were a total of 3749 instructions run, for an I-cache hit rate of 82.04%. The number of memory accesses can be found by adding the number of accesses per bounce and which was 10 per loop times, 5 loops per page, times 4 pages per bounce. There was also 3749 divided by 163 (the number of instructions per bounce), or 22 bounces in total. There were 4400 data access, and 4223 cache hits. For a D-cache performace of 95.97%. A higher set associativity would have yielded a higher I-cache performance.

6 Synthesis Results

In addition to simulating the memory hiearchy this design was synthesized for a Xilinx Virtex 5 FPGA. The results of synthesis show that the overhead of adding caches to an FPGA is not particularly resource intensive as only a small fraction of the total resources of the device are required to implement the cache system.

Resource Utilization

	0	1		
31	67108864	16777216		
29	8388608	4194304		
27	12668	9228		
25	3586	74577		
23	512	768		
21	4	848		
19	5	163		
17	16	16		
15	1	0		
13	0	395597536		
11	0	395597536		
9	2685322900	3598977552		
7	536936740	561595758		
5	671330725	8		
3	720	1		
1	1	Θ		

Figure 4: Register File for Bouncer Program without Cache

Device utilization summary:

Selected Device : 5vlx110tff1136-2

Slice Logic Utilization:

Number of Slice Registers:	107	out of	69120	0%
Number of Slice LUTs:	397	out of	69120	0%
Number used as Logic:	253	out of	69120	0%
Number used as Memory:	144	out of	17920	0%
Number used as RAM:	144			

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 415

Number with an unused Flip Flop: 308 out of 415 74%

Number with an unused LUT: 18 out of 415 4%

Number of fully used LUT-FF pairs: 89 out of 415 21%

Number of unique control sets: 6

IO Utilization:

Number of IOs: 115

Number of bonded IOBs: 115 out of 640 17%

IOB Flip Flops/Latches: 1

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 3 out of 32 9%

Maximum Frequency The maximum reported frequency of the Memory hierarchy is reported by the timing summary below.

Timing Summary:

Speed Grade: -2

Minimum period: 5.751ns (Maximum Frequency: 173.872MHz)

Minimum input arrival time before clock: 5.718ns

Maximum output required time after clock: 6.196ns

Maximum combinational path delay: 6.162ns

Critical Path The critical path is the path between the cache and memory contoller.

Delay: 5.751ns (Levels of Logic = 15)

Source: GEN_CACHE.C_CTL/ICACHE/Mram_cache232 (RAM)

Destination: GEN_CACHE.C_CTL/ICACHE/Mram_cache242 (RAM)

Source Clock: bus_clk rising
Destination Clock: bus_clk rising

 ${\tt Data\ Path:\ GEN_CACHE.C_CTL/ICACHE/Mram_cache232\ to\ GEN_CACHE.C_CTL/ICACHE/Mram_cache242}$

Gate Net

```
RAM64X1D:WCLK->DPO 1 1.122 0.487 GEN_CACHE.C_CTL/ICACHE/Mram_cache232 (GEN_CACHE.C_CTL/ICACHE/N139)
 LUT5:I3->0
                    2 0.086
                                 0.666 GEN_CACHE.C_CTL/ICACHE/hit_and0000_SW0 (N48)
                                 0.531 GEN_CACHE.C_CTL/data_in_and00001 (GEN_CACHE.C_CTL/data_in_and0000)
LUT6:I2->0
                   100 0.086
LUT5:I4->0
                     3 0.086
                                 0.609 GEN CACHE.C CTL/addr out<5>1 (mem cache addr<5>)
LUT6:I3->0
                         0.086
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1>)
MUXCY:S->0
                     1
                         0.305
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1>)
MUXCY:CI->O
                     1 0.023
                                 0.000 GEN CACHE.MEM CTL/Mcompar state cmp ne0000 cv<2> (GEN CACHE.MEM CTL/Mcompar state cmp ne0000 cv<2>)
MUXCY:CI->O
                     1 0.023
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3>)
MUXCY:CI->0
                      1 0.023
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4>)
MUXCY:CI->O
                     1 0.023
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5>)
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6>)
MUXCY:CI->O
                     1 0.023
MUXCY:CI->0
                      1
                         0.023
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7>)
MUXCY:CI->0
                         0.023
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8>)
MUXCY:CI->0
                     1 0.023
                                 0.000 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9>)
MUXCY:CI->O
                     9 0.222 0.449 GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10> (GEN_CACHE.MEM_CTL/state_cmp_ne0000)
LUT6:I5->0
                                 0.342 GEN_CACHE.C_CTL/ICACHE/write_ctrl1 (GEN_CACHE.C_CTL/ICACHE/write_ctrl1)
RAM64M:WE
                          0.408
                                        GEN_CACHE.C_CTL/ICACHE/Mram_cache2
                         5.751ns (2.669ns logic, 3.083ns route)
Total
```

(46.4% logic, 53.6% route)

7 Optimizations & Additional Features

Additional optimizations were performed on the system in order to reduce resource usage. Because the system uses a write-thru and no write allocate strategy it is easy for us to remove the dirty bit from the data cache. This was accomplished by writing the data to both the cache and memory when the data is in cache and a write is occurring.

This design includes some additional features which are unique. The memory hierarchy is synthesizable, an assembler and linker were created for the design and the design utilizes a form of metaprogramming in order to generate its bouncer test cases. The memory hierarchy was designed from the beginning to be completely synthesizable in an FPGA, specifically the Xilinx Virtex 5 VLX110T. This was due to a unique interest among the group in developing an FPGA based implementation. From our results, it is clear that the use of cache in FPGA based systems is feasible.

The assembler and linker were designed to provide additional flexibility in designing our test cases; as well as, providing a way to avoid single bit errors that often result from hand coding values. The linker provides a way to link data portions, and code together to form a full test. Finally, a form of metaprogramming is used by utilizing a high level scripting language called python to

randomly generate our test cases. The data and program are generated run and then re-run on the processor in order to verify the processor and cache functionality.

8 Conclusions and Future Work

The implementation described herein is an accurate depiction of the effects memory hierarchy has on the overall performance of a system. Future work should focus on using set associative caches as well as additional write strategies.