




YM3526

NO.85-05

YN3526



FM OPERATOR TYPE-L (OPL)

OUTLINE

The OPL (FM Operator Type-L) is a newly developed sound generator designed for CAPTAIN (Character and Pattern Telephone Access Information Network) systems and teletext. FM sound generators are used by melody part, and various sounds can be generated under software control. A sound generator with the features of various musical instruments is provided for rhythm part. This sound generator has built-in low frequency oscillators for vibrato and amplitude modulation to reduce software workload.

tion to reduce software workload.

Because OPL output is digital, a D/A converter (YM3014 or equivalent) is required.

FEATURES


- The FM sound generator is used to produce more realistic sounds.
- The mode selector enables switching between the sounding of all nine tones at one time, and of six melodies and five rhythms. In either case, the tones can varied.
- The vibrato oscillator and amplitude modulation oscillator are built in.
- Two programmable timers are incorporated.
- Composite Sinusoidal Modeling is possible.
- Input and output are TTL compatible.
- Si-gate CMOS LSI.
- 5V single power supply.

PIN LAYOUT

vss	,	24	φΜ
IRQ	2	23	φSY
īC	3	22	NC
AO	4	21	мо
WR	5	20	SH
RD	6	19	NC
cs	7	18	D7
NC	8	17	D6
NC	9	16	D5
DO	· 10	15	D4
DI	11	14	D3
GND	12	13	D2

*NC: No Connection

BLOCK DIAGRAM



■ DESCRIPTION OF TERMINAL FUNCTIONS

1. φM

This is the master clock of OPL. The input frequency is 3.58 MHz.

2. φSY, SH

These are the clock (ϕ SY) and synchronizing signals (SH) for driving the D/A converter that converts digital output of the FM sound generator to analog values.

3. $D0 \sim D7$

This is an 8-bit bidirectional bus that send and receive data between OPL and the processor.

4. CS, RD, WR, AO

These control bidirectional bus D0 ~ D7.

CS	·RD	WR	AO	
0	1	0	0	The register address is written to OPL.
0	1	0	1	The contents of the register are written to OPL.
0	0	1	0	The contents of OPL status are read.
0	0	1	1	The data on the bus are not guaranteed.
1	X	X	X	Bus lines of D0 ~ D7 have high impedance.

5. IRQ

This interrupt signal output from two timers. It can be masked by the program.

6. IC

When set to low levels, the system is reset. The contents of the register array become "0."

7. MO

This is the digital output of the FM sound generator. An external D/A converter is required.

- 8. VCC
- +5 V power terminal.
- 9. GND

Grounding terminal.

DESCRIPTION OF FUNCTIONS

OPL has two sounding modes: nine melodies, and a combination of six melodies and five rhythms. This mode selection can be controlled by the program. For melodies, the same FM sound generator as used in the Yamaha DX-7 synthesizer is used for creating excellent sound quality.

For this reason, this LSI is the most suitable for sound generators for new media-related equipment, including CAPTAIN systems and teletex.

Frequency modulation for this LSI is obtained by the following expressions. Either sine waves synthesis (1) or frequency modulation (2) can be programmed for individual sounds.

$$F_1 = I_1 \sin w_1 t + I_2 \sin w_2 t \dots (1)$$

$$F_2 = I_2 (w_1 t + I_2 \sin w_2 t) \dots (2)$$

A noise generator and synthesizer are provided for rhythmic sounds. Sounding requires no special external control. Five rhythmic sounds: bass drum (BD), snare drum (SD), high-hat cymbals (HH), top cymbal (TC) and tom-tom (TOM) can be generated.

The internal parts of OPL are functionally divided into nine blocks to perform the following:

(a) Register array:

OPL is controlled by the register array contents and the shape of the envelope and phase data are determined.

(b) Phase generator (PG):

A phase of the FM sound generator at each time step is generated. This receives and accumulates phases from the register array, thereby calculating a phase at each time step.

(c) Envelope generator (EG):

This generates an envelope and modulation index for each sound. This generator receives instructions for such items as slope (rate) and offset (total level) from the register array to generate an envelope.

(d) Operator (OP):

The operator receives phase information (θ) from PG and envelope information (E) from EG, and calculates $E\sin\theta$.

(e) Accumulator (ACC):

The accumulator is used to accumulate each sound at each sampling time (50 KHz) in order to convert data to match the D/A converter.

(f) Vibrato oscillator/amplitude modulation oscillator:

Low frequency oscillators for vibrato and amplitude modulation. The oscillation frequency is 6.4 Hz for vibrato and 7 Hz for amplitude modulation.


(g) Timers:

Threre are two types for general-purpose timers for long and short.

- (h) Data bus control.
- (i) Timing control.

■ CONTENTS OF EACH REGISTER

	Address	
1	01	TEST information. Usually set to "0."
2	02	Time setting on timer 1.
3	03	Time setting on timer 2.
4	04	Controls the operation of timers 1 and 2 and resets interrupt signals.
5	08	CSM is for the CSM speech synthesis mode. NOTE SEL is for switching the keyboard split by using the F-Number.
6	20~35	MULTI controls the relationship between fundamental waves and harmonics. KSR is key scale of RATE. EG-TYPE is for the switching of Non Percussive Tone and Percussive Tone. 0 is for Percussive Tone and is for Non Percussive Tone. VIB indicates the ON/OFF of vibrato. AM indicates the ON/OFF of modulation.
7	40 ~ 55	TL provides a total level for adjustment of each sound level. KSL is the level key scale.
8	60 ~ 75	DR sets the decay rate at the decay time. AR sets the rate of increase at the attack time.
9	80~95	RR provides the decay rate at Release/Sustain time. SL. provides the level for shifting from decay to sustain.
10	AO ~ B8	F-Number provides chords within one octave. Block represents octave information for each sound. KON indicates that the sound being generated when it is "1."
11	BD	Controls rhythmic sounds and the corresponding bits for setting the ON/OFF of each rhythm. When the R bit is 1, the system is in the rhythm mode. VIB DEP indicates the depth of vibrato. $0 = 7¢$, $1 = 14¢$ AM DEP indicates the depth of amplitude modulation. $0 = 1 dB$, $1 = 4.8 dB$.
12	C0 ~ C8	FB indicates FM feedback factor. C indicates Sin wave synthesis or FM modulation.



■ ELECTRIC CHARACTERISTICS

1. Absolute maximum rating

Item	Rated Value	Unit
Terminal voltage Operating ambient temperature Storage temperature	$-0.3 \sim 7.0$ $0 \sim 70$ $-50 \sim 125$	°C °C

2. Recommended operating conditions

Item	Symbol	Minimum	Standard	Maximum	Unit
Power voltage	Vcc GND	4.5 0	5 0	5.5 0	V

3. DC characteristics

Iter	Symbol	Conditions	Minimum	Standard	Maximum	Unit	
Input high-level voltage	All input	Vih		2.0			V
Input low-level voltage	All input	VIL				0.8	V
Input leak current	$\phi M \cdot \overline{WR} \cdot \overline{RD} \cdot AO$	IL	$Vin = 0 \sim 5V$	-10		10	μΑ
Three-state (off-state) input current	$D_0 \sim D_7$	ITSL	$Vin = 0 \sim 5V$	-10		10	μΑ
Output high level voltage	Output except for IRQ	Vон1	IOH1 = 0.4mA	2.4			V
Output high-level voltage		Voh 2	IOH2 = 40µA	3.3			V
Output low-level voltage	All output	Vol	Iol = 2.0mA			0.4	V
Output leak current (off-state)	ĪRQ	ILOFF	Vон = 0 ~ 5V	-10		10	V
Pull-up resistor	ĪC, CS	Rpu		80		400	ΚΩ
Input capacity	All input	Cı		,		10	PF
Output capacity	All output	Co				10	PF
Power supply current		Icc				30	mA

4. AC characteristics

Item		Symbol	Conditions	Minimum	Standard	Maximum	Unit
Input clock frequency	φΜ	fC	Fig. A-1	2.0	3.58	4.0	MHz
Input clock duty	φΜ			40	50	60	%
Input clock rise time	φΜ	TR	Fig. A-1				ns
Input clock fall time	φΜ	Tf	Fig. A-1	-			ns
Address setup time	Ao	TAS	Fig. A-2, Fig. A-3	10			ns
Address hold time	Ao	Тан	Fig. A-2, Fig. A-3	20			ns
Chip select write width	CS	Tcsw	Fig. A-2	100			ns
Chip select read width	CS	Tcsr	Fig. A-3	200			ns
Write pulse write width	WR	Tww	Fig. A-2	100			ns
Write data setup time	$D_0 \sim D_7$	Tos	Fig. A-2	20			ns
Write date hold time	$D_0 \sim D_7$	Трн	Fig. A-2	30			ns
Read pulse width	RD	TRW	Fig. A-3	200			ns
Read data access time	$D_0 \sim D_7$	TACC	Fig. A-3			200	ns
Read data hold time	$D_0 \sim D_7$	TRDH	Fig. A-3	10			ns
Output rise time	φSY	Tori	Fig. A-4			100	ns
Output fall time	MO · SH	Tor2	Fig. A-5			150	ns
Output fall time	φSY	Tofi	Fig. A-4			100	ns
Output fair time	MO · SH	To F 2	Fig. A-5			150	ns
Reset pulse width	ĪC	Nicw	Fig. A-6	80			cycle

REGISTER MAP

ADDRESS	D ₇ D ₆ D ₅ [D ₄ D ₃ D ₂ D ₁ D ₀	COMMENT.
01		TEST	LSI TEST DATA
02	TI	MER-1	TIMER – 1 DATA
03	TIMER-2		TIMER – 2 DATA
04	RST MASK T1 T2	ST2ST1	IRQ RESET/TIMER CONTROL
08	CSM SEL		CSM speech synthesis mode/Note Select.
20			
	A S S	MULTI	AM/VIB/EG-TYPE/KSR/MULTIPLE
35	H		
40			
	KSL	TL	KSL/TOTAL LEVEL
55			
60			
	A R	D R	ATTACK RATE/DECAY RATE
75			
80			
	S L	R R	SUSTAIN RATE/RELEASE RATE
95			
AO	F-	Number (L)	
A8			
во			KON/BLOCK/F-Number
B8	X ON	BLOCK F-Num (H)	
BD	DEP R	BD SD TOM TC HH	DEPTH(AM/VIB)/RHYTHM(BD·SD·TOM·TC·HH)
CO	AM VIB R		
		F B C	FEEDBACK/CONNECTION
C8			

STATUS REGISTER

IRQ FLAG T1 T2

IRQ/FLAG(T1, T2)

■ TIMING CHART (For setting the timing, use VIH = 2.0V, VIL = 0.8V as reference values.)




Fig. A-1. Clock timing




Fig. A-2. Write timing

(Note)

TCSW, Tww and Twdh are based on whether CS or WR is set at a high level.




Fig. A-3. Read timing

(Note)

TACC is based on either CS or RD, depending on which reaches a low level next.

TCSR, TRW and TRDH are based whether CS or RD is set at a high level.




Fig. A-4. ϕ M and ϕ SY




Fig. A-5. ϕ M and SH \cdot MO





Fig. A-6. Reset pulse

DIMENSIONS



* Specifications subject to change for improvement without notice.

والمراب والمناز والموارين والمتعاملات والمنازي والمنازي والمنازي والمناز والمناز والمعارف والمناز والمنازي

AGENCY —	

NIPPON GAKKI CO., LTD.

Address inquires to:

Osaka Office

Electronic System Division

Toyooka Factory 203, Matsunokijima, Toyooka-mura,

Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section

Tel. 053962-3125

Tokyo Office 3-4, Surugadai Kanda, Chiyoda-ku,

Tokyo, 104

Ryumeikan Bldg. 4F

Tel. 03-255-4481

1-6 Shin-ashiya shita, Suita-city, Osaka-fu, 565

Tel. 06-877-4481