


# CSCI 113 midterm 2

## 1) 4 bit ALU



## b) control signal for slt: 0111

get the  
correct  
data path

input  
for mux

e 0 0

10  $AC \leftarrow AC + MD$

01  $AC \leftarrow AC - MD$

11  $\phi$

## c) Booth's multiplication

$-5 \times -7$

MD 0101 MQ 0111

1010 1000

+ 1 1

1011 1001

MD AC MQ MQ-1

1011 0000 1001 0

+ 1011

1011 1001

1011 1100

+ 0101

0000 1100

0000 0110


0 0  $AC + MD$

1 1  $>>$

1 1  $AC - MD$

0 0  $>>$

# d) Unsigned Hardware for division



e)  $11/5 \quad 1011 \div 0101$

non restore

$\neg(Ac \ll 0)$

$AC \leftarrow MQ \ll 1$

$AC \leftarrow AC + MD$

else

$AC \leftarrow MQ \ll 1$

$AC \leftarrow AC - MD$

$\neg(Ac \ll 0)$

$MQ = 0$

else -

$MQ = 1$

$\neg(Ac \ll 0)$

$AC \leftarrow AC + MD$

MD AC MQ

1011 0000 0101

0000 101

$\frac{+0101}{0101}$  101

0101 1011

1011 011

$\frac{+1011}{0110}$  011

0110 0111

1011

0100

$\frac{+1}{0101}$

1st

2nd

2) Sub: don't worry about top

$$6 + 3 + 5 + 3$$

$$9 + 8 = 17 \text{ ns}$$

Lw: don't worry about top

$$6 + 3 + 5 + 6 + 3$$

$$9 + 11 + 3$$

$$20 + 3 = 23 \text{ ns}$$

beg: don't worry about top

$$6 + 3 + 5$$

$$9 + 5 = 14 \text{ ns}$$

b) Sub

Regdest: 1

ALUSrc: 1

MemtoReg: 0

RegWrite: 1

3 a) compute speed up

single cycle time: 23 ns

longest multi-cycle time is: 6 ns

	Sub: 4 clocks	Lw: 5 clocks	OR: 4 clocks	beg: 3 clocks
speed up =	$\frac{\text{single}}{\text{multi}}$	$\frac{23}{6 \times 4}$	$\frac{23}{6 \times 5}$	$\frac{23}{6 \times 4}$

b)  $A \leftarrow \text{Reg}[\text{IR}[25:21]]$

$B \leftarrow \text{Reg}[\text{IR}[20:16]]$

$\text{ALUOut} \leftarrow \text{PC} + (\text{sign extend}[\text{IR}[15:0]] \ll 2)$



c) beq

Reg dest: 1

ALU src A: 1

ALU src B: 0

d) sub

Mem to Reg: 1

Reg dest: 1

Reg Write: 1

