

1100  
3210  
8+4=12

CSCI 113 Fall 2021 Final

1) M1: Rate = 500 MHz  $T = 10$  sec

M2:  $T = 10$  sec Speed up 2X Clock rate = ? Clock Cycle 2X fast

$$\text{Rate} = \frac{\# \text{times} \cdot 2(\text{clock rate})}{10} = \frac{2 \cdot 2(500 \text{ MHz})}{10} = \frac{2000 \text{ MHz}}{10} = 2000 \text{ MHz}$$

2) bne \$s1, \$s2, Label1;

I type    <sup>6</sup>op    <sup>5</sup>rs    <sup>5</sup>rt    <sup>16</sup>offset  
                  \$s1   \$s2   Label1  
                  5   17   18   0 00 1  
 000101 | 10001 | 10010 | 0 00 1  
 1   6   3   2   0 00 1

sll \$s2, \$s1, 4

R type    <sup>6</sup>op    <sup>5</sup>rs    <sup>5</sup>rt    <sup>5</sup>rd    <sup>5</sup>shl    <sup>6</sup>func  
                  0   0   17   18   4  
 000000 | 00000 | 10001 | 10010 | 00100 | 0010000  
 0   0   1   1   0   1   0   0

3) Booth's Multiplication

if  $MQ/MQ-1 = 00 \emptyset$   
                  01  $AC \leftarrow AC + MD$   
                  10  $AC \leftarrow AC - MD$   
                  11  $\emptyset$

$AC/MQ/MQ-1 \gg 1$

non restoring division

if (AC < 0)  $\leftarrow$   
AC/MQ < 1  
AC  $\leftarrow$  AC + MD

else

AC/MQ < 1  
AC  $\leftarrow$  AC - MD

if (AC < 0)

MQ = 0

else

MQ = 1

if (AC < 0)

AC  $\leftarrow$  AC + MD

4. Single: 5ns Multi: 1ns Pipeline: 1.2ns

Single cycle is slowest so all instructions take 5ns

$$6 \text{ instruc} \cdot 5 \text{ ns} = \boxed{30 \text{ ns total}}$$

Multi cycle

lw sll sw and beq j

$$5 + 4 + 4 + 4 + 3 + 3$$

$$5 + 12 + 6$$

$$5 + 18 = \boxed{23 \text{ ns}}$$

Pipeline

$$\text{depth} = 5 + (IC - 1) \cdot 1$$

$$5 + (6 - 1) \cdot 1 = 10 \text{ clock cycles}$$

$$10 \text{ cc} \cdot \frac{1.2 \text{ ns}}{1 \text{ cc}} = \boxed{12 \text{ ns}}$$

5. a) A, B, ALU<sub>out</sub>, NPC

b) timing diagram

instruc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
add \$s3, \$s1, \$s2	IF	ID	EX	MEM	WB											
sub \$s4, \$s2, \$s3		IF	ID	EX	MEM	WB										
and \$s5, \$s3, \$s2				IF	ID	EX	MEM	WB								
lw \$s6, 40(\$s3)					IF	ID	EX	MEM	WB							
add \$s7, \$s3, \$s2						IF	ID	EX	MEM	WB						

11 execution cycles

6. a) increased block size pros: faster access time

cons: more misses + less hits

increased associativity pros: less misses + more hits

cons: slower access time

b) Write to memory directly, skip the cache and write to the memory for program to find it later.

Switch with value in the cache. Write the new value in the cache matching the tag, copy the old data and write to memory.

7. 36 bit physical address

direct map cache

256 Kb data size

64 byte per block

36 bits

$a | b | c/2 \text{ bits}$

$a + b + c = 34 \text{ bits}$

$256 \text{ KB} = 2^{18} \text{ bytes}$

$64 \text{ bytes} = 2^6 \text{ byte}$

$\frac{\text{cache}}{\text{block}} = \# \text{ of blocks} \rightarrow \frac{2^{18}}{2^6} = 2^{12} \text{ blocks}$

$B = 12 \text{ bits}$

22 bits left

$\frac{\text{block}}{\text{word}} = \frac{64 \text{ B}}{4 \text{ B}} = 16 = 2^4 \rightarrow C = 4 \text{ bits}$   $22 - 4 = 18$

$A = 18 \text{ bits}$

$d = 12 \cdot 2^{12} \text{ bytes}$



8. block size: 20 words

address transfer: 1 clock

DRAM access: 20 clocks

data transfer: 2 clocks

a) interleaved mem sys with 5 mem banks

$$\text{miss penalty} = 1 + (20 \times 5) + (20 \times 2)$$

$$= 1 + 100 + 40$$

$$= 141 \text{ clock cycles}$$

$$\text{Bandwidth} = \frac{20 \times 5}{141} \text{ B/cycle}$$

$$\text{b) effective CPI} = \text{Ideal CPI} + (\text{Miss rate} \cdot \text{miss penalty})$$

$$= 3 + (0.05 \cdot 100) + ((0.4 - 0.10) \cdot 100)$$


$$= 3 + 5 + (0.304 \cdot 100)$$

$$= 8 + 0.4$$

$$= \boxed{8.4 \text{ CPI}}$$

$$\begin{array}{r} 0.04 \\ \times 0.10 \\ \hline 0.0040 \\ + 0.0000 \\ \hline 0.0040 \end{array}$$

9. Shared Memory



b) Distributed memory is faster because it can divide tasks into pieces and run each thread/process on a processor.

distributed

