	CSCI 1/3 Midterm 2
	1) 4 bit ALU
	Airu Breg Cin Op
	A. ALU RO
	A. Coat
	B, ALU, R
	AR-TALUZ RZ
	13-ALU) - R3
	63-JALUST R3
· · · · · · · · · · · · · · · · · · ·	of
	b) control signal for sit: 0111
	7
	get te That  correct for mux
•	data path e 0 d
	19 ACK-AC+
	Ol ACEAC-M
	C) Rooth's multiplication
	= S &= 1 MU AC MU-1
	0101 0111 1011 0000 1001 0
	1011 100 0 AC+741)
	1011 1001 100 1 >>
	0000 100 1 AC -NI)
,	0000 0110 0 77

Corte	
1	
1	
4)	Unsigned Hardware for division
	(no)
	$AC \rightarrow MQ$
distinction of covering moves the interest street and an extension of the street and an exten	am m9 104
e)	10113
Market Description of the Control of	non restore MD AC MQ
	15(A(CO) 1011 0000 0101) 0101
	FO I O I
2200	else 0101 1011 7  ACMRU) 1011 011 7
	4.0.1
	4(FAC-MI) 0119 011 ( Lnd
	(f(Acco) 01100111)
	MQ = 0
	Plse -
	Mari Mari
	II (ACCO)
	AC=ActmD
<u> </u>	
Management of the second of th	
-	

4	2) Sub: don't worm, about top
	6+3+5+3
	9+8=17ns
	Lw: dan't warry about top
	6+3+5+6+3
	9 + 11 +3
	20+3 = 23ns
	beg: don't worry about top
	6+3+5
	9+5 = 14ns
	6) Sub
	Reg dest:
	ALUSac: 1
	MemtoReg: 0
	Reglurite: 1
3	
	a) compute speed up
	Single acle time: 23 ns
	longest multi-cycle time is: 6ns
	Sub: 4 clocks lw: 5 clocks OR: 4 clocks beg: 3 clocks
50001	000
steed up -	muHi 6*4 6*5 6*4 6*3
	0 4 6 5
	b) A = Reg [IR[25:21]]
	B = Reg[IR[20:16]]
	ALUOUT <= PC + (sigh extend [IR[15:0]] 462)

