



1)



OF LOGIC IN



$$B) \text{ NOR} = (A+B) = \overline{A \cdot B}$$


SIGNAL TO SELECT AND RESULT FROM MUX

CONTROL SIGNAL

A_{INV} , MUST INVERT A FOR OP

B_{INV} , MUST INVERT B FOR OP

C) DRAW ROUTES MULT HARDWARE



2)

A)

UPPER PATH OCCURS SIMULTANEOUSLY SO NO DELAY

$$8ns + 4ns + 6ns + 8ns + 4ns$$

$$12 + 6$$

$$18 + 8$$

$$26 + 4ns$$

$$LW = 30ns$$

SW UPPER PATH SIMULTANEOUSLY

$$8ns + 4ns + 6ns + 8ns$$

$$12ns + 6ns$$

$$18ns + 8ns$$

$$SW = 26ns$$

REQ UPPER PATH SIMULTANEOUS

$$8ns + 4ns + 6ns$$

$$12ns + 6ns$$

$$18ns$$

$$REQ = 18ns$$

2b) LW

REG DEST = 0

ALU SRC = 1

MEM TO REG = 1

REG WRITE = 1

3a) LW is longest inst so each inst takes 30ns

PC-TYPE LW SW PC-TYPE BEQ

MULTI CYCLED

LONGEST CYCLE IS 8ns so 8ns per clock

ADD = 4 clocks so LW = 5 clocks SW = 4 clocks OR = 4 clocks BEQ = 7 clocks
 $8 \cdot 4 = 32ns$ $8 \cdot 5 = 40ns$ $8 \cdot 4 = 32ns$ $8 \cdot 4 = 32ns$ $8 \cdot 7 = 56ns$

SPEEDUP	SPEEDUP	SPEEDUP	SPEEDUP	SPEEDUP
ADD	LW	SW	OR	BEQ
$\frac{30ns}{32ns}$	$\frac{30ns}{40ns}$	$\frac{30ns}{32ns}$	$\frac{30ns}{32ns}$	$\frac{30ns}{56ns}$


IN THIS INSTANCE THE SINGLE CYCLED CPU IS FASTER
 IN ALL INSTRUCTIONS EXCEPT FOR BEQ THAN THE MULTICYCLED CPU

3) 2nd CYCLE OF BEQ

$A \leftarrow \text{REG}[\text{IR}[25:2]]$

$B \leftarrow \text{REG}[\text{IR}[20:16]]$

$\text{ALU OUT} \leftarrow \text{PC} + (\text{SIGN EXTEND}(\text{IR}[5:0])) \ll 2$



3) 2nd CYCLE OF LW = $\text{PC} + \text{ALU OUT} \leftarrow A + \text{SIGN EXTEND}(\text{IR}[5:0])$

D) 5TH CYCLE OF LW CONTROL AND SIGNAL

$\text{REG WRITE} = 1$

$\text{MEM TO REG} = 1$

D) -7. -5

0111 0101
1001 1011

111
1101
+0111
0100

1001
0110
0111

	MD	AC	MQ	MQ-1
	1001	0000	1011	0
[1001	0111	1011	0 AC-MD
	1001	0011	1101	1 >>>
[1001	0001	1110	1 >>

E) 12/3 NON RESTORE

1100 0011

1101

	MD	AC	MQ
	0011	0000	1100
[0011	0001	1000
	0011	1110	1000
	0011	1110	1000

1
0001
+1101
1110
111
1101
+0011
0000

[0011	1101	0000	<<
	0011	0000	0000	AC+MD
	0011	0000	0001	MQ=1