3210

	8 44 2 12
	CSCI 113 Fall 2021 Fingl
1	M1: Rate = 500 MHz T=10 Sec
	M2: T: 10 sec Speed up 2x Clack rate = ? Clack Cycle 2x fast
	Rate = #times · 2(clock rate) 2 2000 mHz 2000 mHz
	10 10 2000 MH2
2	) bne 157, \$52, Label 7;
	I type op is it offset
	1s1 152 Label 7
	5 17 18 0 00 1
	000101 10001 1000 1 000 1
_	12632001
	311 \$87, \$61, 4
	Rtype of is it id str func
	0 9 17 18 4
	000000 00000 10001 10010 00100 001000
	00119100
5	
	15 Mo/MQ-1 = 00 \$
	Ol ACT ACHMD
	19 AC FAC-MO
	AC/MQ/MQ-1 >> 1
	The square of the same of the

	nan restoring division
	if (ACCO)
	ACMQUI
	ACE ACEMP
	else
	Ne MO Cel
	$AC \in AC - MO$
	if(AC co)
	MQ=0
	else
ent to confirm out of a subject of constitution	M9=1 133 3 1 834 3 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	if (Acco)
	AC = ACIMO
Ц	Sing: Ins Multi: Ins Pipeline: 1.2015
	Single ascle is slowest so all instructions take 5ns
	6 instruc · 5 ns = 30 ns total)
	Multi acle
	I lw sel sw and beg j
0	5 + 4 + 4 + 4 + 3 + 3 + 3
	5 + 12 + 6 (B) A 7 ) A 10
	5+18=[23 ns] 14-39 = 14 13°
	Pipeline 15 15 15 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16
	depth = 5+(IC-1) 01
	. 5+(6-1) · 1 = 10 clock cycles
	10 ce • 1.2 ns   12 ns

5_	a) A, B, ALVout, NPC
	b) timing diagram
	instruc 1234567891011 1213141516
	add \$53, \$51, \$52 IF DD EX MEY UB
	Sub \$54, \$52, \$53 IF ID EX MAY WB IT IT
	and \$55, \$53, \$52 IF ID EX MEM UB
	(w \$56, 40(\$53) IF ID EX MEM WB
	900 057, 953 852 IF ID EX MEM WB
	Il execution cycles
6.	a) increased block size pros: faster access time
	cons: more misses + less hits
	increased associativity pros: less misses + more hits
	cans: slower access time.
	b) Write to memory directly, skip the cache and write to the memory
	for Nagram to find it later,
	Switch with value in the cache. Write the new value in the cache
	matching the tag, copy the ald data and unite to memory
7.	36 bit physical address direct man cache
	256 Kg data size
	64 byte per block
	36 6,75
	[a] b   c/26/39 a+6+c = 34 b/ts
	256 KB = 218 bytes cache # of blacks ) 28 - 12 blacks
	to by bites = 2 Bite black.
	13=12 bits 1
	22 bits left
	Word 40 16=24 → [=4675] 22-4=18
	word $A = 118 \text{ bits}$
	0 = 12 · 212 bytes

8.	block size: 20 words
	address transfer: I clack
	DRAM access: 20 docts
	data transfer: 2 clocks
	a) interleaved new sys with 5 mem banks
	miss penalty = $1 + (20 * 5) + (29 * 2)$
	2 1 + 190 +40
	= 141 clock acles
	Bandwidth = 20.5 B/ade
	b) effective CPI = Ideal CPI + (Miss rate · miss penalty) 0.04
	= 3 + (0.05 ·100) + ((0.4-0.10) ·100) x0.10
	= 3+5+(0.904.100)
	2 8 + 0.4
	= [8.4 CPI]
9	Shared Memory
,	
	[IM-(IP) Distributed memory is factor
	because it can divide tacks
	into pieces and run each
	thread/precess on a processor.
	(DPn) - [DM]
	distributed
	[IM (IP) XDP, DM)
	Int (IP2) (OP) JOM
	IM ten (OP) tom