

```

if (load)
  next_output = parallel_in
else if (shift)
  next_output = last_in
else
  next_output = output

```

1 bit shift  
register

