Table 2.1 The IAS Instruction Set

Instruction Type	Opcode	Symbolic Representation	Description	
Data transfer	00001010	LOAD MQ	Transfer contents of register MQ to the accumulator AC	
	00001001	LOAD MQ,M(X)	Transfer contents of memory location X to MQ	
	00100001	STOR M(X)	Transfer contents of accumulator to memory location X	
	00000001	LOAD M(X)	Transfer $M(X)$ to the accumulator	
	00000010	LOAD - M(X)	Transfer $-M(X)$ to the accumulator	
	00000011	LOAD M(X)	Transfer absolute value of $M(X)$ to the accumulator	
	00000100	LOAD - M(X)	Transfer $- M(X) $ to the accumulator	
Unconditional branch	00001101	JUMP M(X,0:19)	Take next instruction from left half of $M(X)$	
	00001110	JUMP M(X,20:39)	Take next instruction from right half of $M(X)$	
Conditional branch	00001111	JUMP+ M(X,0:19)	If number in the accumulator is nonnegative, take next instruction from left half of $M(X)$	
	00010000	JUMP+ M(X,20:39)	If number in the accumulator is nonnegative, take next instruction from right half of M(X)	
Arithmetic	00000101	ADD M(X)	Add M(X) to AC; put the result in AC	
	00000111	ADD M(X)	Add $ M(X) $ to AC; put the result in AC	
	00000110	SUB M(X)	Subtract M(X) from AC; put the result in AC	
	00001000	SUB $ M(X) $	Subtract $ M(X) $ from AC; put the remainder in AC	
	00001011	MUL M(X)	Multiply M(X) by MQ; put most significant bits of result in AC, put least significant bits in MQ	
	00001100	DIV M(X)	Divide AC by $M(X)$; put the quotient in MQ and the remainder in AC	
	00010100	LSH	Multiply accumulator by 2, i.e., shift left one bit position	
	00010101	RSH	Divide accumulator by 2, i.e., shift right one position	
Address modify	00010010	STOR M(X,8:19)	Replace left address field at M(X) by 12 rightmost bits of AC	
	00010011	STOR M(X,28:39)	Replace right address field at M(X) by 12 rightmost bits of AC	

Table 2.2 Computer Generations

Generation	Approximate Dates	Technology	Typical Speed (operations per second)
1	1946–1957	Vacuum tube	40,000
2	1958–1964	Transistor	200,000
3	1965–1971	Small and medium scale integration	1,000,000
4	1972–1977	Large scale integration	10,000,000
5	1978–	Very large scale integration	100,000,000

Table 2.4 Key Characteristics of the System/360 Family

Characteristic	Model 30	Model 40	Model 50	Model 65	Model 75
Maximum memory size (bytes)	64K	256K	256K	512K	512K
Data rate from memory (Mbytes/sec)	0.5	0.8	2.0	8.0	16.0
Processor cycle time µsec)	1.0	0.625	0.5	0.25	0.2
Relative speed	1	3.5	10	21	50
Maximum number of data channels	3	3	4	6	6
Maximum data rate on one channel (Kbytes/sec)	250	400	800	1250	1250

Table 2.7 Typical Bandwidth Requirements for Various Peripheral Technologies

Peripheral	Technology	Required Bandwidth (MBytes/sec)
Graphics	24-bit color	30
Local area network	100BASEX or FDDI	12
Disk controller	SCSI or P1394	10
Full-motion video	1024 × 768@30fps	67+
I/O Peripherals	Other miscellaneous	5+