```
a)
module trap_edge(
    input logic async_sig, clk, reset,
    output logic trapped_edge);
logic Q;
always_ff @(posedge async_sig posedge reset) begin
              if(reset) Q 1'b0;
                                                       5/6
              else Q <= 1'b1;
         end
always_ff @(posedge clk, posedge reset) begin
              if(reset) trapped edge <= 1'b0;
              else trapped_edge <= Q;</pre>
         end
endmodu1e
       □module trap_edge(
            input logic async_sig, clk, reset,
   23456789
            output logic trapped_edge
        logic Q;
      ⊟always_ff @(posedge async_sig, posedge reset) begin
if(reset) Q <= 1'b0;
else Q <= 1'b1;</pre>
  10
  11
      □always_ff @(posedge clk, posedge reset) begin
if(reset) trapped_edge <= 1'b0;
else trapped_edge <= Q;
  12
  13
  14
  15
  16
  17
        endmodule
         0
            a)
            6)
                                                             2/4
```

```
b)
module shared access to one state machine
parameter N = 32,
parameter M = 8
(
input target state machine finished,
input sm_clk,
input logic start request a,
input logic start_request_b,
input [(N-1):0] input_arguments_a,
input [(N-1):0] input_arguments_b,
input reset,
input [M-1:0] in received data,
output logic finish_a,//
output logic finish_b,//
output logic reset_start_request_a,//
output logic reset_start_request_b,//
output reg [(M-1):0] received_data_a,
output reg [(M-1):0] received_data_b,
output reg [(N-1):0] output_arguments,
output start_target_state_machine//
);
logic [11:0] state;
                                 12'b0000 000000000;
parameter check_start_a =
parameter give_start_a =
                                 12'50001 01100000;
parameter wait_for_finish_a = 12/60010_00000000;
parameter register_data_a =
                              12'b0011 00000010;
                              12'b0100_00001000;
parameter give_finish.a =
parameter check_start_b =
                                12'b0101_10000000;
parameter give start b =
                                12'b0110 11010000;
parameter wait for finish b = 12'b0111 10000000;
parameter register_data_b =
                              12'b1000_10000001;
parameter give_finish_b =
                              12'b1001_10000100;
logic
                 select_b_output_parameters,
                                                         register_data_a_enable,
register_data_b_enable;
```

```
//list the output with different state
assign register_data_b_enable = state[0];
assign register_data_a_enable = state[1];
assign finish_b = state[2];
assign finish_a = state[3];
assign reset_start_request_b = state[4];
assign reset_start_request_a = state[5];
assign start_target_state_machine = state[6];
assign select_b_output_parameters = state[7];
//select b output parameters: the function of this state machine output is (in
pseudo-code):
assign output_arguments = (select_b_output_parameters) ? input_arguments_b :
input_arguments_a;
//register_data_a_enable &/register_data_b_enable:
always_ff @(posedge sm_c/1k) begin
        if(register_data_a_enable) received_data_a <= in_received_data;</pre>
        if(register_data_b_enable) received_data_b <= in_received_data;</pre>
end
//state machine
always_ff @(posedge sm_clk, posedge reset)begin
    if(reset) state <= cheek_start_a;</pre>
    e1se
        case(state)
            check_start_a: begin
                if (!start_request_a) state <= check_start_b;</pre>
            else if (start_request_a) state <= give_start_a;
                else state <= check_start_a;
            end(
         give_start_a: state <= wait_for_finish_a;</pre>
         wait_for_finish_a: begin
                if (!target_state_machine_finished) state <= wait_for_finish_a;</pre>
            else if (target_state_machine_finished) state <= register_data_a;</pre>
                 else state <= wait_for_finish_a;
         register_data_a: state <= give_finish_a;
         give_finish_a: state <= check_start_b;
```

```
check_start_b: begin
    if (!start_request_b) state <= check_start_a;
else if (start_request_b) state <= give_start_b;
else state <= check_start_b;
end

give_start_b: state <= wait_for_finish_b;

wait_for_finish_b: begin
    if (!target_state_machine_finished) state <= wait_for_finish_b;
else if (target_state_machine_finished) state <= register_data_b;
else state <= wait_for_finish_b;
end


register_data_b: state <= give_finish_b;
give_finish_b: state <= check_start_a;


default: state <= check_start_a;
endcase</pre>
```

endmodu1e

end

```
//list the output with different state
assign register_data_b_enable = state[0];
assign register_data_a_enable = state[1];
assign finish_b = state[2];
assign finish_a = state[3];
assign reset_start_request_b = state[4];
assign reset_start_request_a = state[5];
assign start_target_state_machine = state[6];
assign select_b_output_parameters = state[7];
 43
44
45
46
47
48
//select_b_output_parameters: the function of this state machine output is (in pseudo-code): assign output_arguments = (select_b_output_parameters) ? input_arguments_b : input_arguments_a;
       //register_data_a_enable & register_data_b_enable:
Ealways_ff @(posedge sm_clk) begin
    if(register_data_a_enable) received_data_a <= in_received_data;
    if(register_data_b_enable) received_data_b <= in_received_data;</pre>
          end
       //state machine
Balways_ff @(posedge sm_clk, posedge reset)begin
if(reset) state <= check_start_a;</pre>
                        case(state)
                              check_start_a: begin
  if (!start_request_a) state <= check_start_b;
  else if (start_request_a) state <= give_start_a;
  else state <= check_start_a;</pre>
                               end
                              wait_for_finish_a: begin
   if (!target_state_machine_finished) state <= wait_for_finish_a;
   else if (target_state_machine_finished) state <= register_data_a;
   else state <= wait_for_finish_a;
end</pre>
                              register_data_a: state <= give_finish_a;</pre>
                               give_finish_a: state <= check_start_b;</pre>
                              check_start_b: begin
  if (!start_request_b) state <= check_start_a;</pre>
                                     check_start_b: begin
  if (!start_request_b) state <= check_start_a;
  else if (start_request_b) state <= give_start_b;
  else state <= check_start_b;</pre>
  86 ⊟
87 |
  88
  89
  90
  91
92
                                      give_start_b: state <= wait_for_finish_b;
  93
94
                                     wait_for_finish_b: begin
  if (!target_state_machine_finished) state <= wait_for_finish_b;
  else if (target_state_machine_finished) state <= register_data_b;
  else state <= wait_for_finish_b;</pre>
  95
96
  97
  98
                                      end
99
100
                                      register_data_b: state <= give_finish_b;</pre>
101
102
                                      give_finish_b: state <= check_start_a;
103
104
105
                                      default: state <= check_start_a;</pre>
                             endcase
106
               end
107
108
              endmodule
```





when start_request_a is 1, the state chenge to give_start_a(0001/output:01100000) from check_start_a(0000/output:00000000)

then the state change to wait for finish a(0010/output:00000000)

when target_state_machine_finished is 0, then the state change to $wait_for_finish_a(0010/output:00000000)$

when target_state_machine_finished is 1, then the state change to $register_data_a(0011/output:00000010)$

Then the state change to $give_finish_a(0100/output:00001000)$, and $check_start_b(0101/output:10000000)$

when start_request_b is 1, the state chenge to give_start_b(0111/output:10000000) from check_start_b(0110/output:11010000)

then the state change to wait_for_finish_b(0111/output:10000000)

when target_state_machine_finished is 0, then the state change to wait_for_finish_b(0111/output:10000000)

when target_state_machine_finished is 1, then the state change to register_data_b(1000/output:10000001)

Then the state change to $give_finish_b(0101/output:10000100)$, and check start a(0000/output:00000000)

If reset is 1, the state is check_start_a,

If (select_b_output_parameters) = 1, output_arguments = input_arguments_b, if
(select_b_output_parameters) = 0, output_arguments = input_arguments_a