
Name: Rulgi Zang ID: 24075277


<u>Instructions</u>: Only neat, <u>hand-written</u> answers will be accepted (except for the sections 7b and 7c where you can use a computer). This homework assignment is **individual**. Use SystemVerilog for your answers.

1. (5%) Draw a schematic of the logic defined in the following Verilog code.


assign y = a & b & c | a & b & ~c | a & ~b & c; assign z = a & b | ~a & ~b;

endmodule






2. (5%) Draw a schematic of the logic defined in the following Verilog code.



3. (5%) Draw a schematic of the logic defined in the following Verilog code.

module ex3(input [3:0] a, output y);
 assign y = ^a;
endmodule



4. (10%) Write HDL code that implements a multiplexer, 8 input to 1 output, all 32-bit wide.

culvoys\_comb

casez(se)

endmodule

5. (10%) Write HDL code that implements a Priority Encoder with 8 inputs of 1 bit each and 1 output of 3 bits.

module existinput logic a, b, c, d, e, t, g, h, output logic [2:0] out

logic [7:0] value;

assign value = {a,b,c,d,e,f,g,h};

alvays-comb

casez (value)

o'bixxxxxx: out = 3'biii;

o'bolxxxxx: out = 3'biii;

o'bolxxxxx: out = 3'biii;

ob'ooolxxxx: out = 3'biio;

ob'ooolxxx: out = 3'biio;

ob'ooolxxx: out = 3'biio;

ob'ooolxxx: out = 3'biio;

ob'ooolxx: out = 3'biio;

ob'ooolxx: out = 3'biio;

ob'ooolxx: out = 3'biio;

ob'ooolx: out = 3'biio;

endcase endmodule

- 6. (20%) Write HDL code to synthesize the following circuits:
- a. 8-bit register.

endmodule

b. 9-bit Register with <u>Asynchronous</u> Reset

endmodule

c. N-bit Register with  $\underline{Synchronous}$  Reset where N is a parameter

endmodule

d. N-bit register with Enable and  $\underline{\text{Asynchronous}}$  reset where N is a parameter

module exbd (input logic clk, input logic reset, input logic en, input logic [N-1:0] in, output logic [N-1:0] out);

endmodule

e. 8-bit latch


module exbe (input logic ClK, input logic [7:0] in, output logic [7:0] out);

always\_latch

if (clK) Out <= in;

end module

(45%) 7. Look at the diagram below and answer the questions that follow.



The "clr" of Flip-Flops is asynchronous and active high. Note the inversion (circle) on the "C" (clock) input of FDC 1.

- (a) (25%) Write HDL code that will result in the synthesis of this circuit.
- (b) (20%) (use a computer for this section): In Quartus, create a project and synthesize your code (you do not need to do a full compilation, just analysis and synthesis). Submit a simulation showing that your circuit is operating (if you don't understand what it is supposed to do, look at its inputs and outputs and devise a simulation that will cause those inputs and outputs to toggle).
- (c) (10% Bonus) What does the circuit do? What could it be useful for? Explain how it works (an annotated simulation may be helpful, you can use a computer for this section).

```
or) module 957 (input logic oughe-sig, input logic outolk,
                  output logic out_sign_sig);
           logic DFF3:
           logic DFF i
           logic Dffi;
           logic DFF2;
           logic VCC i
           logic GNDi
           assign VCC = 1 j
            assign G140 = 0;
            assign out sync_sig = DFFZ;
            always. If @ ( posedge async_sig, posedge DFF3)
               if (PFF3) Dff (= 0;
               else DFF = VCC;
            always-ff @ ( pasedge outclk, posedge GND)
               if (GND) DEFI = 0;
               else DFF1 = DFF;
            always-ff @ ( posedge Outclk, posedge GND )
               if (GND) Dff2 = 0;
                else DFF2 DFF1;
             always- H @ ( posedge noutclk, posedge GND )
                if (GND) DEF3 (= 0 ;
               else DFF3 (= DFF2;
       endmodule
c )
          input=1, the output=1 when clock is in the
        second active high,
           After two period for clock, the output=0,
          It can be a control light by sound,
         make wound as input, the light will light two period,
```

