

Homework #2 Question 1 (30%)

```
module fsm (state, odd, even, terminal, pause, restart, clk, rst);
input pause, restart, clk, rst;
output [1:0] state;
output odd, even, terminal;
reg [1:0] state;
reg odd, even, terminal;
parameter [1:0] FIRST = 2'b11;
parameter [1:0] SECOND = 2'b01;
parameter [1:0] THIRD = 2'b10;
always ff @(posedge clk or posedge rst) // sequential
begin
 if (rst) state <= FIRST;
 begin
    case(state)
      FIRST: if (restart | pause) state <= FIRST;
               else state <= SECOND;
      SECOND: if (restart) state <= FIRST;</pre>
               else if (pause) state <= SECOND;</pre>
               else state <= THIRD;</pre>
      THIRD: if (!restart & pause) state <= THIRD;
               else state <= FIRST;</pre>
      default: state <= FIRST;
    endcase
 end
end
// output logic described using procedural assignment
always comb
begin
 odd = (state == FIRST) | (state == THIRD);
 even = (state == SECOND);
 terminal = (state == THIRD) & (restart | !pause);
end
```

endmodule

- 1. Compile this state machine, that we analyzed in class
- 2. Hand in an annotated simulation of this state machine (use Quartus simulator or Modelsim)
- Draw by hand and hand in the schematic of the logic \rightarrow defined in the Verilog code






In the 1 pause, the state is stay in state of second, the out put is 1_0_0 In the 2 pause, the state is stay in state of first, the out put is 0_1_0 In the 3 pause, the state is stay in state of third, the out put is 0_1_0 In the restart, the state transfer to the first

Question 2 (30%)


- 1. Look at the state diagram on the next slide. Note that the outputs are in red while the inputs are in black. There is one new input (goto_third) and two new 3-bit outputs (Out1 and Out2).
- 2. Write and hand in Verilog/VHDL code to implement the state machine in a way that does not have glitches.
- 3. Compile in Quartus and hand in an annotated simulation of this state machine (use Quartus simulator or Modelsim)
- 4. Hand in a hand-drawn schematic of the logic that the Verilog/VHDL code is describing.



```
module qs2 (state, odd, even, terminal, pause, restart, clk, rst, goto_third, Out1, Out2);
                input logic pause, restart, clk, rst, goto_third;
                output logic [10:0] state;
                output logic odd, even, terminal;
                output logic [2:0] Out1;
                output logic [2:0] Out2;
                                // 1098 7 654 321 0
                parameter [10:0] FIRST =
                                                 12'b000_0_011_010_0;
                parameter [10:0] SECOND = 12'b001_0_101_100_1;
                                                 12'b010_0_010_111_0;
                parameter [10:0] THIRD =
                parameter [10:0] FOURTH =
                                                 12'b011_0_110_011_1;
                parameter [10:0] FIFTH =
                                                 12'b100_1_101_010_0;
                assign even = state[0];
                assign odd = ~state[0];
                assign Out2 = state[3:1];
                assign Out1 = state[6:4];
                assign terminal = state[7];
                always_ff @(posedge clk or posedge rst) begin
                                if (rst) state <= FIRST;</pre>
                                else begin
                                                 case(state)
                                                                  FIRST: if (restart | pause) state <= FIRST;
                                                                                                   else state <= SECOND;</pre>
                                                                  SECOND: if (restart) state <= FIRST;
                                                                                                   else if (pause) state <= SECOND;
                                                                                                   else state <= THIRD;
                                                                  THIRD: if (restart) state <= FIRST;
                                                                                                  else if (pause) state <= THIRD;
                                                                                                   else state <= FOURTH;</pre>
                                                                  FOURTH: if (restart) state <= FIRST;
                                                                                                   else if (pause) state <= FOURTH;
                                                                                                  else state <= FIFTH;
                                                                  FIFTH: if (restart|!goto_third) state <= FIRST;
                                                                                                   else if (goto_third) state <= THIRD;</pre>
                                                                                                   else state <= FIFTH;
                                                                  default: state <= FIRST;
                                                 endcase
                                 end
                end
```

endmodule

```
//Question 2-code, Ruigi Zang 24075277
     module qs2 (state, odd, even, terminal, pause, restart, clk, rst, goto_third, Out1, Out2);
        input logic pause, restart, clk, rst, goto_third;
        output logic [10:0] state;
 4
 5
        output logic odd, even, terminal;
 6
        output logic [2:0] Out1, Out2;
 7
                                     // 1098 7 654 321 0
8
        parameter [10:0] FIRST = 12'b000_0_011_010_0;
9
        parameter [10:0] SECOND = 12'b001_0_101_100_1;
10
        parameter [10:0] THIRD = 12'b010 0 010 111 0;
11
        parameter [10:0] FOURTH = 12'b011_0_110_011_1;
12
        parameter [10:0] FIFTH = 12'b100_1_101_010_0;
13
14
        assign even = state[0]:
15
        assign odd = ~state[0];
16
        assign Out2 = state[3:1];
17
        assign Out1 = state[6:4];
18
        assign terminal = state[7];
19
20 ⊟
        always_ff @(posedge clk or posedge rst) begin
21
           if (rst) state <= FIRST;</pre>
22
           else
23 ⊟
           begin
24 ⊟
              case(state)
25
                  FIRST: if (restart | pause) state <= FIRST;</pre>
26
                        else state <= SECOND;</pre>
27
                  SECOND: if (restart) state <= FIRST;
28
                        else if (pause) state <= SECOND;</pre>
29
                        else state <= THIRD;</pre>
30
                  THIRD: if (restart) state <= FIRST;
31
                        else if (pause) state <= THIRD;</pre>
32
                        else state <= FOURTH;</pre>
33
                  FOURTH: if (restart) state <= FIRST;
34
                        else if (pause) state <= FOURTH;</pre>
35
                        else state <= FIFTH;</pre>
36
                  FIFTH: if (restart|!goto_third) state <= FIRST;</pre>
37
                        else if (goto_third) state <= THIRD;</pre>
38
                        else state <= FIFTH;</pre>
39
                  default: state <= FIRST:</pre>
40
               endcase
41
           end
42
        end
43
     endmodule
44
45
```




In the 1pause, the state is stay in state of Third, the out put is 0_010_111_0_1 In the 2 pause, the state is stay in state of Second, the out put is 0_101_100_1_0 In the 3 pause, the state is stay in state of First, the out put is 0_011_010_0_1 In the goto_third, the state transfer to state Fifth.

In the restart, the state transfer to state First.


In the restart, the state transfer to state First.

In th reset, the state transfer to state First.



Question 3 (40%)

 Hand in a hand-drawn schematic of the FSM "viterbi_ctrl" that we saw in class.



Pay attention to the following

- For clarity hand drawn schematics should use higher level primitives such as muxes, adders, and multi-bit registers. Do not decompose these into gates/flip-flops.
- Using an RTL viewer and copying the results by hand will be considered cheating.
- Draw as neatly as possible.
- In the annotated simulations, make sure that your annotations show that you understand what is going on in the simulation.