

PFC AI Design Agent

Supplier Data Integration & Control Theory Foundation

How supplier data is sourced, validated, and documented ·
How the control theory foundation is structured for all audiences

Status: Discussion — No source code changes

Version 1.0 · June 2026 · PFC Engineering Team

This document addresses two areas identified as needing explicit treatment: (1) how supplier-provided data — material curves, IC parameters, application note constants — is integrated into the report with full traceability; (2) how the control theory foundation is structured so that every reader, from a first-year student to a control theory professor, follows the entire design reasoning from first principles to final component values.

Part 1 — Supplier Data: Integration into the Report

Every number in the report that comes from a supplier — whether a datasheet, an application note, or a measured curve — must be formally sourced and validated. This is not optional. A report that says " $a = 86.7$ " without showing where 86.7 comes from cannot be reviewed, audited, or reproduced.

✓ AGREED Supplier Data is a First-Class Section in Every Chapter That Uses It

Chapters 3, 4, and 6 each have a dedicated "Data Sources and Model Validation" sub-section that appears before any calculation that uses supplier data. Every parameter is sourced, its physical meaning is explained, and it is validated against at least one known reference point from the datasheet.

1.1 The Four Categories of Supplier Data

Category	Examples	Where Used	Validation Method
Magnetic material curves	B-H curve, permeability vs H, core loss density vs B_{ac} and f	Chapters 3, 4	Fit equation evaluated at two or more datasheet reference points — ✓ check
Magnetic material constants	Steinmetz a , b , c ; AL nominal and tolerance; A_e , L_e , V_e , W_a	Chapters 3, 4	Model output vs. datasheet loss density table at specific B and f
Thermal data	Core temperature rating, surface emissivity, thermal resistance R_{th}	Chapter 4	ΔT model cross-checked against manufacturer thermal rating at full rated loss
Control IC parameters	GMI, GMV, VRAMP, VREF; R_M , K_{RLPK} , K_{RM} ; limits and operating windows	Chapter 6	Three-path G_{MOD} verification ($A/B/C$ ratio = 1.000 proves internal consistency)
App note equations	AN4165-D Eq. 39 (R_{LS}), Eq. 40 (R_{GC}), Eq. 64 (C_{SS}); SLVA662 Method B	Chapter 6	Result within stated valid range; compared against alternative sizing method

1.2 The DATA SOURCE Box

Every supplier parameter that appears in a calculation is preceded by a "DATA SOURCE" box — visually distinct with a gold left border. It states: the parameter name, the value, the source document and section, the physical meaning, and the validation check.

DATA SOURCE EDGE 60 μ Steinmetz Core-Loss Constants

$a = 86.7$, $b = 2.106$, $c = 1.444$ Source: MAGNETICS EDGE material datasheet, core-loss density table. Physical meaning: $P_{\text{core}} [\text{mW}/\text{cm}^3] = a \cdot B_{\text{ac},\text{pk}}[\text{T}]^b \cdot f[\text{kHz}]^c$. The exponent b governs how sensitively loss responds to flux swing; c governs frequency sensitivity. For EDGE material, loss grows faster with frequency ($c = 1.444$) than with flux ($b = 2.106$) — this favours lower switching frequencies when core loss dominates. Validation: $a \cdot 0.1^2 \cdot 100^1 = 86.7 \times 0.00617 \times 983 = 525.1 \text{ mW}/\text{cm}^3 \approx 525 \text{ mW}/\text{cm}^3$ (datasheet max @ 0.1 T, 100 kHz) ✓

DATA SOURCE EDGE 60μ Permeability vs DC Bias Model

$\mu_{\text{rel}}(H) = 1 / (0.01 + 9.202 \times 10^{-10} \cdot H[\text{Oe}]^{3.044})$ Source: MAGNETICS EDGE 60μ material curve, catalog, fitted to two anchor points. Physical meaning: μ_{rel} is the fraction of initial permeability remaining at DC bias H . As H increases (more DC current through N turns), permeability drops — this is the soft-saturation characteristic of powder cores. Unlike ferrite, the drop is gradual: at 130 Oe $\mu_{\text{rel}} = 80\%$, at 205 Oe $\mu_{\text{rel}} = 50\%$. Validation: $H = 130 \text{ Oe} \rightarrow \mu_{\text{rel}} = 1/(0.01+9.202\text{e-}10 \times 130^{3.044}) = 80.0\%$ ✓ $H = 205 \text{ Oe} \rightarrow \mu_{\text{rel}} = 1/(0.01+9.202\text{e-}10 \times 205^{3.044}) = 50.0\%$ ✓

DATA SOURCE FAN9672 Internal Control Parameters

$G_{\text{MI}} = 88 \mu\text{S}$ (IEA OTA transconductance) $G_{\text{MV}} = 100 \mu\text{S}$ (VEA OTA transconductance) $V_{\text{RAMP}} = 5.0 \text{ V}$ (PWM ramp amplitude) $V_{\text{REF}} = 2.5 \text{ V}$ (internal voltage reference) $K_{\text{RM}} = 6000$ (gain-modulator bias constant) $K_{\text{RLPK}} = 2.465$ (ripple-peak detector scale factor) Source: FAN9672-D datasheet Table 1; AND9925-D Table 1. Physical meaning: G_{MI} converts the error-voltage on the IEA pin to an output current that flows through the IEA compensation network (R_{IC} , C_1 , C_2). The ratio $G_{\text{MI}}/V_{\text{RAMP}} = 88\mu\text{S}/5\text{V} = 17.6 \mu\text{A}/\text{V}$ is the net current-loop forward gain from IEA pin voltage to duty-cycle perturbation. Validation: G_{MOD} three-path check — paths A, B, C agree at 1.0000 at all operating points — proves G_{MI} , K_{RM} , and K_{RLPK} are mutually consistent ✓

1.3 Data Source Section Structure in Each Chapter

Every chapter that uses supplier data has a dedicated sub-section at its start, before any calculation. The sub-section title and location are fixed:

Chapter	Sub-section	Contents
Chapter 3 PFC Inductor Sizing	3.3 Core Material Selection 3.3.3 Material model — constants and validation 3.3.4 Permeability vs bias — model and validation 3.3.5 Core loss density curves (50/70/100 kHz)	Steinmetz constants, fitted bias model, loss density curves from datasheet — all validated before use.
Chapter 4 PFC Inductor Performance Analysis	4.0 Core Thermal Data 4.0.1 Temperature ratings (core, winding, coating) 4.0.2 Surface-area thermal model — source and limits	Maximum temperature ratings from core and wire datasheets. SA model calibrated against published thermal measurements.
Chapter 6 Control Scheme	6.0 Controller IC Model 6.0.1 Internal parameters table 6.0.2 Physical meaning of each parameter 6.0.3 Application note equations used 6.0.4 G_{MOD} self-audit	Every FAN9672 internal constant sourced to datasheet section. App note equations cited by document number and equation number.

1.4 Curve Data — How Graphs from Datasheets Become Report Figures

When a supplier provides a curve (BH curve, core loss family, impedance vs frequency), the report does not simply reproduce the datasheet image. Instead it shows:

- **The fitted analytical model** — the equation we use in calculations
- **Two validation points** — the model evaluated at two datasheet reference points with ✓
- **The operating point marked** — where this design sits on the curve
- **The safety margin shown** — how far the operating point is from the limit (e.g. permeability knee)

INSIGHT Why We Never Use Curves Directly in Calculations

A curve image cannot be computed with. The design tool needs an equation. The equation must be validated against the curve before use. The validation gives the report reviewer confidence that the equation accurately represents the material at this operating point. Without this step, the design could be based on a misread curve or a model that diverges from the datasheet data at the design operating point.

Part 2 — Control Theory Foundation (Section 6.0)

Before any compensator component value appears, Section 6.0 builds the complete conceptual and mathematical foundation. A student reading this section for the first time will understand why the compensator is needed and what each element does. A control theory professor reading it will find every transfer function derived from circuit equations with no steps skipped.

✓ AGREED Section 6.0 — Control Theory Foundation Precedes All Calculations

A dedicated Section 6.0 is added to Chapter 6 before any component sizing. It covers: the physical block diagram, each block's Laplace-domain transfer function derived from circuit equations, the open-loop Bode plot without compensation (showing instability), what it means to close each loop, pole-zero placement theory, and the step-by-step loop closure sequence.

2.1 Section 6.0 — Complete Outline

6.0.1 The Physical Circuit and What the Controller Must Do

Block diagram of the full PFC power stage. What the controller observes (V_{bus} , I_{inductor}) and what it controls (duty cycle D). Why sinusoidal input current requires the duty cycle to vary at line frequency.

6.0.2 Small-Signal Linearisation — Why We Use Laplace

What "small-signal" means: we perturb the operating point by a small amount and observe the response. Why non-linear switching converters can be treated as linear systems around an operating point. Introduction to $s = j\omega$ notation for AC analysis.

6.0.3 Block 1 — The Duty-to-Current Plant $G_{id}(s)$

Physical derivation from volt-second balance on the inductor. Transfer function in standard form: one pole, one RHP zero. Bode plot shape: -20 dB/dec slope, phase starting at -90°, falling to -270° above the RHP zero. Why the RHP zero is dangerous: it adds phase lag like a pole but gain like a zero.

6.0.4 Block 2 — The Current-to-Voltage Plant $G_{vp}(s)$

Physical derivation: the controlled inductor current charges C_O through R_L . Transfer function: one pole from $C_O \times R_L$, one zero from $C_O \times ESR$. The voltage-path RHP zero: uses $L_{eq} = L_\phi/2$, not L_ϕ . Bode plot shape: flat to f_0 , -20 dB/dec above, +20 dB/dec at ESR zero.

6.0.5 Block 3 — Current Sense Filter $H_{cs}(s)$

Simple RC low-pass: $R_F = 2 \text{ k}\Omega$, $C_F = 470 \text{ pF}$. Transfer function: single pole at $f_{RC} = 1/(2\pi \times R_F \times C_F) \approx 169 \text{ kHz}$. Effect on loop: negligible below 50 kHz, rolls off gain near switching frequency. Physical purpose: reject switching-frequency noise from current sense.

6.0.6 Block 4 — PWM Ramp Normalisation (1/V_RAMP)

The comparator converts V_{IEA} to duty cycle. Gain = $1/V_{RAMP} = 1/5 = 0.2 \text{ V}^{-1}$. This is a pure scalar — no frequency dependence. Physical meaning: 1 V change in V_{IEA} moves duty cycle by 20%.

6.0.7 Block 5 — Gain Modulator G_{MOD}

G_{MOD} scales the current command with V_{LPK} (line peak voltage). Purpose: without G_{MOD} , loop gain would vary 9:1 over the line range ($90^2 : 264^2$). G_{MOD} makes the crossover frequency nearly independent of V_{in} . Transfer function: frequency-independent scalar at the IEA sizing corner.

6.0.8 The Uncompensated Loop — Open-Loop Bode Plot

Cascade all five blocks: $T_{unc}(s) = G_{id} \times H_{cs} \times (1/V_{RAMP}) \times G_{MOD}$. Plot the Bode diagram. Key observation: at ANY crossover above 100 Hz, the phase is already below -180° . The loop is unstable without compensation. This motivates the Type II compensator: its zero must push phase above -135° (45° PM target) at the chosen crossover frequency.

6.0.9 What Loop Gain = 1 (0 dB) Means

At the crossover frequency ω_{ci} , the loop must have unity gain: $|T_{unc}(j\omega_{ci})| \times |G_{comp}(j\omega_{ci})| = 1$. This is the fundamental sizing equation for R_{IC} . Physical interpretation: at ω_{ci} the signal goes around the loop and returns with the same amplitude — neither growing nor decaying. Phase margin determines how quickly it decays just above this frequency.

6.0.10 Phase Margin — Physical Meaning

PM is the angle between the loop phase at crossover and -180° . $PM = 45^\circ \rightarrow$ damping ratio $\zeta = 0.38 \rightarrow$ step response overshoot $\approx 26\%$. $PM = 60^\circ \rightarrow \zeta = 0.57 \rightarrow$ overshoot $\approx 9\%$. $PM = 0^\circ \rightarrow \zeta = 0 \rightarrow$ sustained oscillation. $PM < 0^\circ \rightarrow$ the system is unstable — perturbations grow. The current loop targets $PM \geq 45^\circ$; the voltage loop targets $PM \geq 60^\circ$ because it must also reject 120 Hz ripple without distorting input current.

6.0.11 Type II Compensator — Pole-Zero Placement

The Type II OTA has: one integrator ($\rightarrow \infty$ gain at DC $\rightarrow$ zero steady-state error), one zero at f_z (phase boost near crossover), one pole at f_p (attenuates gain above crossover — rejects switching noise). Placement rules: $f_z = f_{ci} / 5$ (zero well below crossover for maximum phase boost), $f_p = f_{sw} / 4$ (pole at Nyquist quarter — rejects noise without reducing PM). Result: $+70^\circ$ to $+80^\circ$ of phase boost at f_{ci} . Transfer function $H_{comp}(s) = G_{MI} \times R_{IC} \times (1 + s/\omega_z) / (1 + s/\omega_p)$.

6.0.12 Type III Compensator — When and Why

Type III adds a second zero-pole pair. It is needed when the uncompensated phase at f_{cv} is below -90° — meaning the single zero of Type II cannot provide enough phase boost for $PM \geq 60^\circ$. This occurs when f_{cv} approaches the LC resonance (both poles compound). The decision criterion: compute $\angle T_{v,base}(j\omega_{cv})$. If phase $> -90^\circ$: Type II sufficient. If phase $< -90^\circ$: Type III required. The additional zero-pole pair (z_2, p_2) provides $+45^\circ$ to $+90^\circ$ extra boost following SLVA662 Method B placement rules.

6.0.13 Closing the Inner Current Loop First

The inner loop is closed before the outer loop is designed. Physical reason: a closed inner loop converts the inductor from a passive component into a controlled current source. The voltage plant $G_{vp}(s)$ then sees a current input (not a voltage input) — its transfer function simplifies and the inner-path RHP zero is no longer in the voltage loop. Closed-loop inner response: $T_{i_cl} = T_i / (1 + T_i) \approx 1$ at low frequency. This approximation holds for all frequencies below the inner crossover f_{ci} .

6.0.14 The Outer Voltage Loop — What It Sees After Inner Loop Closure

With the inner loop closed, the voltage plant input is the current command I_{ref} . The outer loop drives a current source feeding C_O : dominant pole at f_{cv} . The voltage-path RHP zero (using $L_{eq} = L_{\phi}/2$) sets the hard bandwidth ceiling: $f_{cv,max} = f_{RHP_v} / 5$. The 120 Hz rejection requirement adds a second constraint: the loop gain at 120 Hz must be ≥ 20 dB. This prevents the 120 Hz voltage ripple from modulating the current reference and distorting the input current waveform.

6.0.15 Step-by-Step Loop Closure Sequence

Step 1: Size R_{CS} — set the current sense scale factor. Step 2: Verify G_{MOD} — three-path self-audit. Step 3: Design current loop — choose f_{ci} , size $R_{IC}/C1/C2$, verify PM at all corners. Step 4: Close the inner loop analytically. Step 5: Compute voltage plant with inner loop closed. Step 6: Choose f_{cv} subject to $f_{RHP}/5$ ceiling and 120 Hz rejection floor. Step 7: Decide Type II or Type III from uncompensated voltage loop phase. Step 8: Size voltage compensator — $R2, C1, C3$ (or $R2, R3, C1, C2, C3$). Step 9: Verify both loops at all 9 operating points — stability scorecard.

Part 3 — Transfer Function Format: Derivation Examples

Every transfer function in Section 6.0 is derived from circuit equations, not just stated. The derivation uses the same equation format agreed in the Documentation Standards. The following examples show exactly how they appear.

3.1 Example — $G_{id}(s)$: Duty-to-Inductor-Current Transfer Function

CONTROL THEORY What $G_{id}(s)$ Represents Physically

$G_{id}(s)$ answers the question: "If I increase the duty cycle by a small amount δD , how much does the average inductor current change?" This is the most critical transfer function because it is the plant that the inner current loop must control. Its RHP zero means increasing D first reduces energy delivered to the output before the inductor current builds up — the hallmark of the boost converter's non-minimum-phase behaviour.

CONCEPT Deriving G_{id} from Volt-Second Balance

We apply a small perturbation δD to the steady-state duty cycle D . The inductor volt-second balance gives us the inductor current response. We Laplace-transform the linearised equations to find the transfer function $G_{id}(s) = \delta I_L(s) / \delta D(s)$. The result has the standard boost converter form: one pole from the LC resonance and one right-half-plane zero from the boost topology.

Derivation steps:

Step 1 Volt-second balance on the inductor (per phase, CCM):

Eq. 6.1

$$V_{in} \cdot D + (V_{in} - V_{out}) \cdot (1-D) = 0 \quad (\text{steady state})$$

$$\rightarrow V_{in} = V_{out} \cdot (1-D) = V_{out} \cdot D' \quad [\text{where } D' = 1-D]$$

$$V_{out} = V_{in} / D' \rightarrow \text{boost relationship confirmed}$$

Step 2 Linearise around operating point (D, I_{L0}, V_{out0}):

Eq. 6.2

$$L \cdot d\delta I_L / dt = \delta V_{in} \cdot D + V_{in0} \cdot \delta D - \delta V_{out} \cdot D' + V_{out0} \cdot \delta D$$

Taking Laplace ($\delta V_{in} = 0$, output voltage held by C_0):

$$sL \cdot \delta I_L(s) = (V_{in0} + V_{out0}) \cdot \delta D(s) - D' \cdot \delta V_{out}(s)$$

Step 3 Combine with output capacitor equation and load:

Eq. 6.3

$$G_{id}(s) = \delta I_L(s) / \delta D(s) = (V_{out0} / L) \cdot (1 - s \cdot L \cdot D'^2 / R_L) / (s^2 LC + s \cdot L / R_L + D'^2)$$

$$\equiv K_f \cdot (1 + s / \omega_z) / (s^2 + s \cdot \omega_n / Q + \omega_n^2)$$

$$\text{RHP zero: } \omega_z = R_L \cdot D'^2 / L \quad (\text{positive zero, negative phase})$$

INSIGHT The RHP Zero Frequency Determines Everything

$f_{\text{RHPz}} = R_L \cdot D'^2 / (2\pi \cdot L)$. At 90 Vac full load: $D' = V_{\text{in,pk}}/V_{\text{out}} = 0.324$, $R_L = 394^2/1700 = 91.3 \, \Omega$, $L = 235 \, \mu\text{H} \rightarrow f_{\text{RHPz}} = 6.45 \, \text{kHz}$. The inner current loop crossover $f_{\text{ci}} = 8.0 \, \text{kHz}$ is ABOVE this RHP zero. This appears dangerous — but it is acceptable because the RHP zero of G_{id} affects the current loop, and the current loop needs less phase margin (45° target) than the voltage loop. The voltage-loop RHP zero uses $L_{\text{eq}} = L/2 \rightarrow f_{\text{RHPz}_v} = 12.9 \, \text{kHz}$, and the voltage loop crossover $f_{\text{cv}} = 17 \, \text{Hz}$ is safely below $f_{\text{RHPz}_v}/5 = 2.58 \, \text{kHz}$ by more than 100:1.

3.2 Example — Open-Loop Bode Plot Description (Without Compensator)**CONTROL THEORY What Happens Without a Compensator**

If you close the current loop with G_{id} , H_{cs} , and the PWM ramp but no compensator — just a resistor R_{IC} with no capacitors — the uncompensated loop gain at 8 kHz is $|T_{\text{unc}}(j \cdot 2\pi \cdot 8000)| \approx 0.12$ (-18 dB) and the phase is -147° . Phase margin = $180^\circ - 147^\circ = 33^\circ$. Marginally stable, oscillatory response. The compensator's zero at 1.75 kHz boosts phase to $+68^\circ$ at 8 kHz, giving PM = 63° . Without it, the design would ring on any load step.

The uncompensated loop Bode plot shows three distinct regions:

- **Below f_0 (LC resonance $\approx 72 \, \text{Hz}$):** Plant rolls at -20 dB/dec (inductor pole dominant). Phase is -90° . This is the ideal operating region for the voltage loop.
- **Near f_0 :** The LC double-pole adds another -40 dB/dec (total -60 dB/dec) and -180° of phase in a narrow band. This is where the voltage loop resonance sits and why voltage-loop bandwidth must stay well below f_0 .
- **Above f_0 up to f_{ci} :** Rolls at -20 dB/dec, phase recovering from the resonance. The current loop crossover (8 kHz) sits in this region — one pole dominant, predictable phase, Phase margin achievable with a single zero.
- **Above f_{RHPz} (6.45 kHz):** RHP zero adds +20 dB/dec to magnitude (making gain appear higher) but adds -90° of phase (making the system less stable). This is the region that limits current-loop crossover to $\leq f_{\text{RHPz}} \times 2$ or so.

3.3 The Step-by-Step Loop Closure Sequence in the Report

Section 6.0.15 describes the closure sequence. In the body of Chapter 6, each of the 9 steps in the closure sequence becomes a numbered calculation section (6.3 through 6.8) using the full equation format with CONCEPT, THEORY, PITFALL, DECISION, and Interpretation blocks agreed in the Documentation Standards.

Closure Step	Section in Chapter 6	Key equation(s)	Pass criterion
1 — Size R_{CS}	6.3	$R_{\text{CS}} = V_{\text{AC}}^2 \cdot G_{\text{max}} \cdot R_{\text{M}} / (R_{\text{IAC}} \cdot P_{\text{ch}})$ [AN4165-D Eq. 31] $R_{\text{CS}} < V_{\text{EA_window}}$ from AND9925-D Eq. 11	Both methods agree; V_{EA} implied in 4–5 V window

2 — Verify G_MOD	6.3.3	Path A = $K_{RM} \cdot R_{IAC} / (8 \cdot K^2_{RLPK} \cdot R^2_{RLPK})$ Path B = $R_{CS} \cdot P_{ch} / V_{EA_eff}$ Path C = $K_{max} \cdot I_{OUT} / V_{EA_eff}$	A/B = 1.000 at all operating points
3 — Current loop	6.4	$f_{ci} = f_{sw}/8$; $f_z = f_{ci}/5$; $f_p = f_{sw}/4$ $R_{IC} = 1 / (T_{unc}(j\omega_{ci}) \cdot G_{MI} \cdot \kappa)$	PM $\geq 45^\circ$ at all 9 pts
4 — Close inner loop	6.0.13	$T_{i_cl} = T_i / (1 + T_i)$ $G_{icl} \approx 1$ (for $f \ll f_{ci}$)	Confirmed analytically
5 — Voltage loop plant	6.5	$T_{v,base} = G_{icl} \cdot G_{vp} \cdot G_{MOD}$ $f_{RHP_v} = R_L \cdot D'^2 / (2\pi \cdot L_{eq})$	$f_{cv} < f_{RHP_v} / 5$
6 — Type II or III?	6.5.1	Compute $\angle T_{v,base}(j\omega_{cv})$ If phase $> -90^\circ$: Type II. If $< -90^\circ$: Type III	Criteria met for selected type
7 — Size voltage comp.	6.5.3	$R2 = G_{req} / (G_{MV} \cdot H_{div} \cdot \kappa)$ SLVA662 Method B pole/zero placement	PM $\geq 60^\circ$, 120 Hz rej ≥ 20 dB
8 — Stability scorecard	6.6	Both loops swept at all 9 operating points PM_i, PM_v, GM_i, GM_v, 120 Hz rejection	All 9 operating points PASS

Part 4 — How Control Theory Blocks Appear in Chapter 6

The following shows the complete structure of Chapter 6 as updated with the agreed Section 6.0 control theory foundation. The entire chapter is a continuous narrative from first principles to final component values.

Section	Title	Content Summary	New in this plan?
6.0	Control Theory Foundation	15 sub-sections: physical block diagram, all 5 Laplace transfer functions derived, open-loop instability demonstration, PM explanation, pole-zero placement theory, loop closure sequence.	NEW — fully agreed in Part 2
6.1	IC Model and Parameter Sources	DATA SOURCE boxes for all FAN9672 internal constants. Pin-by-pin table. Three-path G_MOD self-audit.	NEW section — agreed in Part 1
6.2	Plant Analysis at All Operating Points	f ₀ , f _{esr} , f _{RHP} (current path), f _{RHP} (voltage path) at all 9 pts. Bandwidth target derivation and rationale.	Existed, enhanced
6.3	R_CS and G_MOD Verification	Both AN4165-D methods, V_EA window, G_MOD three-path audit. Full CONCEPT/PITFALL/DECISION treatment.	Existed, enhanced
6.4	Current Loop Design	Uncompensated Bode → PM problem shown → Type II sizing → achieved margins → Bode plot.	Existed, enhanced
6.5	Voltage Loop Design	Inner loop closed → voltage plant → Type II/III decision criterion → SLVA662 Method B → achieved margins → 120 Hz rejection → Bode plot.	Existed, enhanced
6.6	Stability Scorecard	All 9 operating points. All four margins. Worst-case row highlighted. Interpretation: what each margin means in practice.	Existed, enhanced
6.7	Soft-Start and Protection	C_SS, ILIMIT, ILIMIT2 sizing from AN4165-D with full derivation.	Existed, enhanced
6.8	Control Network BOM	All compensator, divider, protection, and soft-start components with function annotation.	Existed, enhanced

Document Status: Both topics in this document are finalised. Supplier data integration applies to Chapters 3, 4, and 6. Control theory foundation is Section 6.0 of Chapter 6. No source code changes have been made.

Generated by PFC AI Design Agent documentation planning session · June 2026 · Output:

C:\Users\loral\OneDrive\Desktop\pfc_ai_agent_v2\specs\PFC_Supplier_Data_and_Control_Theory.pdf