ECE 120 Third Midterm Exam Fall 2016

Tuesday, November 15, 2016

Name:		NetID:	
Discussion Section:	I	I	
9:00 AM			
10:00 AM			
11:00 AM	[] AB1	[] AB8	
12:00 PM	[] AB2	[] AB9	
1:00 PM	[] AB3	[] ABA	
2:00 PM	[] AB4	[] ABB	
3:00 PM	[] AB5		
4:00 PM	[] AB6	[] ABC	
5:00 PM	[] AB7	[] ABD	

- Be sure that your exam booklet has 8 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last two pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.

Ollow your work.		
Problem 1	16 points	
Problem 2	23 points	
Problem 3	15 points	
Problem 4	10 points	
Problem 5	16 points	
Total	80 points	


Problem 1 (16 points): FSM Design

In this problem you will implement a 011 sequence recognizer. The circuit has one input x, one output y, and the output is 1 if and only if the pattern 011 has been detected in the input stream.

Example:

Note that the output sequence is delayed by 1 clock cycle compared to the input sequence because the output is a function of the flip-flop outputs.

1. (11 points) Draw the *Moore* state diagram, labeling the output and inputs. Give the meaning of each state.




State	Meaning
"Start" 00	
01	
10	
11	







2. (5 points) Shown below is a 4-bit **shift register**, constructed with 4 positive-edge-triggered D flip-flops. Use this shift register and **only one gate** (NOT, AND, OR, NAND, NOR, XOR, or XNOR) to implement a circuit which recognizes **011** *just like the example at the top of the page*. Be sure to label input **x** and output **y**.




Problem 2 (23 points): FSM Analysis

1. (13 points) The 3-bit binary up counter shown to the right has parallel load. If LOAD=1, the counter loads the input value $L_2L_1L_0$ into $Q_2Q_1Q_0$ in the next clock cycle; if LOAD=0, $Q_2Q_1Q_0$ counts up.

Fill out the state-transition table below for state $S_2S_1S_0$. Start by filling out the LOAD column.


S_2	S_1	S_0	LOAD	S_2^+	S_1^+	S_0^+
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				



2. (10 points) In this part, we use a 3-bit modulo-6 binary up counter Q₂Q₁Q₀ (not shown in the figure) to light up the 7-segment LED display shown to the right. For example, the segment marked 'A' lights up if A=1.

In the table below, the sequence of states $Q_2Q_1Q_0$ generated by the counter is given to you, starting with the state 001 in clock cycle #1.


Fill in the LED segments that light up in each clock cycle. The first one has been done for you.



cycle	#1	#2	#3	#4	#5	#6
$Q_2Q_1Q_0$	001	010	011	100	101	000
seven segment display	A B G C	F B C C D	F B E C D	F B C C D	F B C C D	F B C C D

Problem 3 (15 points): Memory

A careless engineer attempted to build a 16x2 RAM out of a 1:2 decoder and four 8x1 RAMs. The 16x2 RAM is intended to have two Data-In bits D_1D_0 , four address bits $A_3A_2A_1A_0$, chip select CS, read/not-write R/W', and two Data-Out bits O_1O_0 . Unfortunately, the engineer switched 3 pairs of connections compared to the conventional design. The mistakes are shown in the diagram as Errors 1 to 3.



1. (12 points) Suppose a user attempts to write (CS=1 and R/W'=0) into the faulty 16x2 RAM with data $D_1D_0 = 01$ at address $A_3A_2A_1A_0 = 0101$. Indicate in the table below which of the 8x1 RAMs are accessed by **circling YES or NO for each RAM**. If an 8x1 RAM is accessed, also write down the 1-bit Data-In and the 3-bit address Addr[2:0] for that 8x1 RAM.

RAM #1			RAM #2	
	Accessed?	YES / NO		Accessed? YES / NO
Data-In	Addr[2:0] _		Data-In	Addr[2:0]
RAM #3			RAM #4	
	Accessed?	YES / NO		Accessed? YES / NO
Data-In	Addr[2:0] _		Data-In	Addr[2:0]

2. (3 points) If you want to make a functional 16x2 RAM by correcting the minimal number of errors, which error(s) must you fix?

Circle the error(s) that MUST be fixed: Error 1 Error 2 Error 3

Problem 4 (10 points): von Neumann Model

For each question, CIRCLE EXACTLY ONE ANSWER.

In the von Neumann model, where is the program stored?

processing output MAR PC memory unit

What is the first step of instruction processing in a computer based on the von Neumann model?

EXECUTE READ DECODE FETCH INCREMENT OPERANDS PC

Operands for instructions in a computer based on the von Neumann model **can NOT be found in** which of the following?

memory tri-state register input PC buffers file

Which of the following contains the address of the next instruction to be executed by the computer?

ALU MDR PC IR MAR

In the von Neumann model, the memory includes which of the following?

MAR register KBDR FSM control file unit

Problem 5 (16 points): LC-3 Interpretation and Assembly

The registers of an LC-3 processor currently have the values shown in the table to the right.

R0	x0111
R1	x3002
R2	x1175
R3	x3023

R4	bits
R5	bits
R6	bits
R7	bits

PC	x3001
IR	xE622
MAR	x3000
MDR	xE622

The table to the right shows some of the contents of the LC-3 processor's memory.

When the bits represent instructions, an interpretation has been provided for you in RTL.

address		cont	ents		RTL interpretation
x 3000	1110	0110	0010	0010	$R3 \leftarrow PC + x0022$
x 3001	0110	0010	1100	0001	R1 ← M[R3 + 1]
x 3002	1001	0100	0111	1111	R2 ← NOT R1
x 3003	0111	0100	1100	0010	M[R3 + 2] ← R2
-					

					• • •
x 3023	0000	1111	0000	0101	PC ← PC + xFF05
x 3024	0001	0011	0001	0100	(data: x1314)
x 3025	1101	1010	1011	1100	(data: xDABC)
x 3026	0000	0000	0000	0000	(no operation)


Here's the question:

The LC-3 processor **PROCESSES THREE INSTRUCTIONS**.

1. (7 points) Write a complete list of the sequence of values taken by the MAR register as the LC-3 processes these instructions. Use only as many lines as are necessary.

#1:_	x3000 (initial value)	#5:
#2:_		
#3:_		
#4:_		#8:

2. (9 points) Complete the tables below with the FINAL values (after processing of three instructions) of each register and memory location. If you cannot know a particular value, write "bits." *Note: You must write your answers in hexadecimal*.




memory	
address	contents
x 3002	
	•••
x 3024	
x 3025	



NOTES: RTL corresponds to execution

(after fetch!); JSRR not shown



TRAP JSR M₽ AND AND ADD BR R 0100 1100 0000 0101 0101 0001 0001 \uparrow AND N) OR (z AND Z) OR (p AND P)): PC \leftarrow PC + SEXT(PCoffset9) PC, РС SR1 + SR2, Setcc , PC ← M[ZEXT(trapvect8)] PC _ n AND SR2, Setcc + SEXT(imm5), Setcc AND SEXT(imm5), Setcc 00 몽 묽 PR 묶 0000 р PC Bas SR1 SR1 SR1 SR1 SEXT(PCoffset11) Ř PCoffset9 _ 0 0 _ 8 8 000000 SR2 ADD DR, ADD DR, SR1, SR2 TRAP trapvect8 AND DR, JSR PCoffset11 JMP BaseR BR{nzp} PCoffset9 AND DR, SR1, imm5 , SR1, STR TON LEA LDR STI ST Б Б M[M[PC MIPC R PR DR↑ M[BaseR + SEXT(offset6)] ← 0110 0010 0011 1110 1010 1001 NOT SR, M[M[PC + SEXT(PCoffset9)]], Setcc M[PC + SEXT(PCoffset9)], Setcc M[BaseR + SEXT(offset6)], Setcc SEXT(PCoffset9)] ← + SEXT(PCoffset9)]] SR -묶 R 모 R SR] R SEXT(PCoffset9), Setcc , Setcc BaseR SR PCoffset9 PCoffset9 PCoffset9 PCoffset9 PCoffset9 SR SR 1 111111 offset6 offset6 SR LDI DR, Б STR SR, BaseR, offset6 STI SR, PCoffset9 ST SR, PCoffset9 NOT DR, LEA DR, LDR DR, PR PCoffset9 PCoffset9 , BaseR, offset6

Signal

Description

ADDR2MUX ADDR1MUX⊀ MARMUX SR1MUX LD.MAR LD.MDR LD.PC LD.REG LD.REG LD.BEN **PCMUX** $\Pi=\Pi=\Pi$ $\Pi = \Pi = \Pi$ Π Π Π Π $\Pi = \Pi$ = 1, MAR is loaded = 1, MDR is loaded = 1, IR is loaded = 1, PC is loaded = 1, register file is loaded = 1, updates Branch Enable (BEN) bit Ш 11 11 11 11 11 = 00, chooses IR[11:9] = 01, chooses IR[8:6] = 10, chooses "110" = 00, chooses I = 01, chooses : = 10. chooses : = 00, chooses = 01, chooses = 10, chooses = 11, chooses 0, chooses PC 1, chooses reg file SR1OUT _0 1, chooses address adder output chooses ZEXT IR[7:0] s system bus s address add 8 "0...00" 8 SEXT IR[6:0] 8 SEXT IR[8:0] 8 SEXT IR[10:0] Р adder output GateMARMUX GateMDR GateALU GatePC DRMUX MIO.EN LD.CC ALUK ₽. = 00, chooses IR[11:9] = 01, chooses "111" = 10, chooses "110" = 00, ADD = 01, AND = 10, NOT A = 11, PASS &

= 1, M[MAR]<-MDR when MIO.EN = = 0, MDR<-M[MAR] when MIO.EN =

Ш 0

chooses system bus

for MDR input

Enables memory, chooses memory output for MDR input Disables memory,

GateMARMUX -- GatePC IR[11:9] DRMUX LD.PC--⊳ MARMUX 110_-2 IR[8:6] +1 REG F16 FILE IR[11:9] LD.REG-PCMUX-IR[2:0] ³/□ SR2 SR1 OUT ZEXT SRIMUX F17:01 16 116 ADDR2MUX ADDRIMUX /16 16 16 / [10:0] ✓► SEXT SEXT Í4:01 SR2MUX (from IR[5]) SEXT [5:0] **SEXT** 16 A CONTROL ALU AĹUK **♣**BEN - IR[11:9] BR COMP /16 IR <⊢LD.IR A A A √ GateALU ^\—GateMDR ↓ LD.MDR MAR <- LD.MAR MIO.EN Data In Addr R/W <- R.W 64k x 16

updates status bits from system bus

 $\Pi=\Pi=\Pi=\Pi$ 1, MARMUX output is put onto system bus
1, MDR contents are put onto system bus
1, ALU output is put onto system bus
1, PC contents are put onto system bus