Homework 9: Building and Extending Finite State Machines

1. **Decompression**
   Prof. Lumetta has designed an FSM to aid in a decompression task. Starting from the state transition diagram shown below, with states labeled with state representation and outputs as $S_2S_1S_0/ABC$ and transition arcs labeled with input G, you must develop an implementation by following the steps below.

   a. Draw a K-map for each output (A, B, and C) and for each next-state variable (S_2^+, S_1^+, and S_0^+).

$S_2{}^+$

S_1S_0 / GS_2	00	01	11	10
00	0	0	0	x
01	0	1	0	x
11	0	1	0	x
10	0	1	0	x

$S_1{}^+$

S_1S_0 / GS_2	00	01	11	10
00	0	1	0	x
01	0	0	0	x
11	0	1	0	x
10	0	0	0	x

$S_0{}^+$

S_1S_0 / GS_2	00	01	11	10
00	0	1	0	x
01	0	0	0	x
11	1	1	1	x
10	1	1	1	x

b. Use the K-maps from **part (a)** to find expressions for each output and next-state variable with minimal area. (**Minimize each variable independently—do not try to share gates for implementations.**) You must consider both minimal SOP and minimal POS solutions, but you should only circle the better of the two choices (SOP or POS) on your K-maps and write the corresponding expressions when handing in your homework.

$A = S_1 + S_0'$

$B = S_1$

$C = S_2$

$S_2^+ = (G + S_2)S_1'S_0$

$S_1^+ = (G + S_2')(G' + S_2)S_1'S_0$

$S_0^+ = G + S_2'S_1'S_0$

c. Draw a circuit implementing the FSM. Put three flip-flips in the middle of your circuit, labeled S_2, S_1, and S_0. Draw next-state logic to the left of the flip-flops. Each next-state variable should be produced by separate gates. Label the inputs to these gates with the current values available from the flip flops (S_2, S_1, and S_0, and their complements), or with G or G'. Draw the output logic to the right of the flip-flops, again using separate gates for each output variable. Inputs to the output logic should come directly from the flip-flops. **Draw your circuit carefully and legibly.**

2. **Counter Design**

In this problem, you will design a counter using two approaches, then compare the size of the two designs in terms of area. The counter must produce the 4-bit output $Q=Q_3Q_2Q_1Q_0$ in the sequence 0000, 0001, 0011, 0010, 0100, 1100, 1000, and then back to 0000. This sequence can be used to produce a drink with four layers in which the first two and the last two are mingled, but the middle two are separated. As with all counters, the sequence should repeat infinitely. The counter's internal state bits should be denoted by S_i.

a. How many bits are needed to represent the state of your counter?

   3

b. Using the minimum number of flip-flops and the patterns 0 through 6 (as unsigned) to represent the states starting with output 0000, write a truth table including each output variable ($Q_3Q_2Q_1Q_0$) and each next state variable (S_i^+) in terms of the current counter state. Note that some rows of your truth tables will produce x's (don't cares).

S_2	S_1	S_0	S_2^+	S_1^+	S_0^+	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1
0	1	0	0	1	1	0	0	1	1
0	1	1	1	0	0	0	0	1	0
1	0	0	1	0	1	0	1	0	0
1	0	1	1	1	0	1	1	0	0
1	1	0	0	0	0	1	0	0	0
1	1	1	X	X	X	X	X	X	X

c. Copy the truth table from **part (b)** into separate K-maps (one for each Q_i and one for each next-state variable).

S_2^+

	S_1S_0 00	01	11	10
S_2 0	0	0	1	0
S_2 1	1	1	X	0

S_1^+

	S_1S_0 00	01	11	10
S_2 0	0	1	0	1
S_2 1	0	1	X	0

S_0^+

	S_1S_0 00	01	11	10
S_2 0	1	0	0	1
S_2 1	1	0	X	0

Q_3

	S_1S_0 00	01	11	10
S_2 0	0	0	0	0
S_2 1	0	1	X	1

Q_2 S_1S_0

S_2		00	01	11	10
	0	0	0	0	0
	1	1	1	X	0

Q_1 S_1S_0

S_2		00	01	11	10
	0	0	0	1	1
	1	0	0	X	0

Q_0 S_1S_0

S_2		00	01	11	10
	0	0	1	0	1
	1	0	0	X	0

d. Use the K-maps from **part (c)** to find expressions for each output and next-state variable with minimal area. You must consider both minimal SOP and minimal POS solutions, but you need only circle the better of the two choices (SOP or POS) on your K-maps and write the corresponding expressions when handing in your homework.

$S_2^+=S_2S_1' + S_1S_0$; $S_1^+=S_1'S_0 + S_2'S_1S_0'$; $S_0^+= (S_1'+S_2')S_0'$;

$Q_3=S_2(S_1+S_0)$; $Q_2=S_2S_1'$; $Q_1=S_2'S_1$; $Q_0=S_2(S_1'+S_0')(S_1+S_0)$;

e. Now use the expressions from **part (d)** to calculate the value of the area heuristic for each of the outputs and for each next-state variable. Notice that all state variables are available from the flip-flops in both complemented and uncomplemented form, so you should not count inverters associated with literals (for example, both S_0 and S_0' cost 1 area).

S_2^+ is 7; S_1^+ is 8; S_0^+ is 5; Q_3 is 5; Q_2 is 3; Q_1 is 3; Q_0 is 8;

f. Sum the values from **part (e)**, then add 18 for each flip-flop needed by your design, to find the total area for the design.

7+8+5+5+3+3+8+18*3 = 93

g. Repeat **parts (b)** through **(f)** using the 4-bit output values to represent the six states of the counter. In this case, the output logic will consist only of wires.

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	1
0	0	1	1	0	0	1	0
0	0	1	0	0	1	0	0
0	1	0	0	1	1	0	0
1	1	0	0	1	0	0	0
1	0	0	0	0	0	0	0

The rest of $Q_3^+ Q_2^+ Q_1^+ Q_0^+$ are all don't cares.

$Q_3{}^+$ $Q_3\ Q_2$

	00	01	11	10
00	0	1	1	0
01	0	X	X	X
11	0	X	X	X
10	0	X	X	X

$Q_1\ Q_0$ (row labels)

$Q_2{}^+$ $Q_3\ Q_2$

	00	01	11	10
00	0	1	0	0
01	0	X	X	X
11	0	X	X	X
10	1	X	X	X

$Q_1\ Q_0$ (row labels)

$Q_1{}^+$ $Q_3\ Q_2$

	00	01	11	10
00	0	0	0	0
01	1	X	X	X
11	1	X	X	X
10	0	X	X	X

$Q_1\ Q_0$ (row labels)

$Q_0{}^+$ $Q_3\ Q_2$

	00	01	11	10
00	1	0	0	0
01	1	X	X	X
11	0	X	X	X
10	0	X	X	X

$Q_1\ Q_0$ (row labels)

$Q_3{}^+=Q_2$; $Q_2{}^+=Q_3'Q_0'(Q_2+Q_1)$; $Q_1{}^+=Q_0$; $Q_0{}^+=Q_3'Q_2'Q_1'$;

$Q_3{}^+$ is 1; $Q_2{}^+$ is 6; $Q_1{}^+$ is 1; $Q_0{}^+$ is 4;

$1+6+1+4+4*18 = 84$

h. Compare the area of the two designs. Which one is better?

The second approach is better, because its area is smaller (the speed is the same).

i. Finally, for each of the two counter designs, and for each value of state bits not included in the desired counter loop, find the next state. Do all of these states eventually converge to the desired 7-state loop? (See Sections 3.2.4 and 3.2.5 of the notes if you are not clear on why this question is asked of you.)

a) For state $S_2S_1S_0$=111, the next state is 100, so the FSM converges to the desired sequence in one cycle.

b)

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+
0	1	0	1	1	0	1	0
0	1	1	1	1	0	1	0
0	1	1	0	1	1	0	0
1	1	0	1	1	0	1	0
1	1	1	1	1	0	1	0
1	1	1	0	1	0	0	0
1	0	0	1	0	0	1	0
1	0	1	1	0	0	1	0
1	0	1	0	0	0	0	0

From the table, we see that the five highlighted states converge to the desired 7-state loop in the next cycle, while the remaining four states move to state 1010 in the next cycle, and thus converge to the desired sequence in two cycles. Thus all states eventually converge to the 7-state loop.

Note that your designs may give you some opportunity for reuse of logic gates. For example, one gate might produce a signal needed both for an output and for a next-state variable. Technically, you should only count such a gate's area once, but you need not be so careful in this problem. Just make your decisions about how to count and your results clear and easy to read and follow.

3. **Headlight Control**

Your aid is needed in developing the next-generation automatic headlight control system for Fjord Motors. You must design an FSM that monitors the current ambient light level, provided to your FSM as a 2-bit unsigned number L, and automatically turns the headlights on/off through an output H (H=1 means the headlights are on).

Your design should turn the headlights off whenever the light level L has been 2 or more for two consecutive cycles, and should turn the headlights on whenever the light level L has been 1 or less for two consecutive cycles (remember than L is a 2-bit unsigned number, hence ranges from 0 to 3).

a. Complete the abstract state transition diagram below by adding transitions labeled as DARK and LIGHT from each state. These labels correspond to L < 2 and L ≥ 2, respectively.

b. Now choose a representation for the states. The "DAY" state should use S_1S_0 = 00. If possible, choose bit patterns such that all transitions change only one state bit rather than changing both state bits.
   DARKER: S_1S_0 = 01
   LIGHTER: S_1S_0 = 10
   NIGHT: S_1S_0 = 11

c. Write a truth table for the output H in terms of the current state S_1S_0, and a next-state table for the next state bits S_1^+ and S_0^+ in terms of the ambient light level L= L_1L_0 and the current state S_1S_0.

   Note that the transitions do not depend on L_0, nor does H depend on L_1.

S_1	S_0	L_1	S_1^+	S_0^+	H
0	0	0	0	1	0
0	0	1	0	0	
0	1	0	1	1	0
0	1	1	0	0	
1	0	0	1	1	1
1	0	1	0	0	
1	1	0	1	1	1
1	1	1	1	0	

d. Copy the truth table from **part (c)** into separate K-maps (one for H and one for each next-state variable).

H

S_1 \ S_0	0	1
0	0	1
1	0	1

S_1^+

S_1S_0 \ L_1	00	01	11	10
0	0	1	1	1
1	0	0	1	0

S_0^+

S_1S_0 \ L_1	00	01	11	10
0	1	1	1	1
1	0	0	0	0

e. Use the K-maps from **part (d)** to find expressions for each output and next-state variable with minimal area. (**Minimize each variable independently—do not try to share gates for implementations.**) You must consider both minimal SOP and minimal POS solutions, but you should only circle the better of the two choices (SOP or POS) on your K-maps and write the corresponding expressions when handing in your homework.

$H = S_1$
$S_1^+ = L_1'S_0 + L_1'S_1 + S_1S_0$
$S_0^+ = L_1'$

f. For the luxury model of Fjord's new vehicle, the driver has a control knob to adjust the automatic headlights' light-level threshold. This knob produces an 8-bit unsigned number T. The light sensor L has also been upgraded to produce an 8-bit unsigned value (instead of a 2-bit value). The values L and T are fed into an 8-bit unsigned comparator that produces a signal X whenever L < T. In other words, X=1 when L < T, and X=0 when L ≥ T. Explain how to integrate your FSM design with the comparator for the luxury version of the vehicle. *Hint: You should not need to change your design's structure.*

Replace L_1' with X in the equations.
Specifically, $H = S_1$
$S_1^+ = XS_0 + XS_1 + S_1S_0$
$S_0^+ = X$

4. **The Elevator Problem**

Given your midterm solutions, Prof. Lumetta is now ready to have you design the FSM to control an elevator. Here's how it will work:

Inputs (all active high):
D – the elevator needs to go down (a button is pressed for a floor below the current floor)
U – the elevator needs to go up (a button is pressed for a floor above the current floor)
P – the elevator door is open
A – the elevator is stable at a floor (rather than moving between floors)

Outputs (all active high):
X – try to open the elevator door (it may open/close for other reasons)
R – make the elevator move upward
L – make the elevator move downward

The state machine should operate as shown in the figure to the right. Self-loops are not shown in the figure: instead, every input combination for which a state has no arc leaving the state is a self-loop.

For the states shown, your state machine should use a one-hot encoding with bit numbers given by the numbers above the state names. For example, S_2 should be 1 iff the elevator is in the STOPPED state, and S_4 should be 1 iff the elevator is in the READY state.

The elevator also needs one more bit of state, which you should call T. The T bit is 1 when the elevator has been most recently moved upward, and 0 when the elevator has most recently moved downward. The T bit can only change when moving from READY to START, and should only change when the elevator does not need to move in the same direction as it did previously. In other words, if T=1, the elevator last moved upwards, and it should continue to move upward if moving upward is necessary (if U=1). Only when U=0 (and D=1) should your FSM start moving the elevator downward (by changing T to 0 and moving to START).

Note that, for the START state, the outputs R and L are not given in the state diagram. They depend on T, of course: the FSM should make the elevator move upward when T=1 and downward when T=0.

What's your job?

Write the output equations and next-state equations in minimal SOP form. That's all.

R = TS_0;　　　　L = $T'S_0$;　　　　X = S_2;
S_0^+ = $DP'S_4 + UP'S_4 + P'AS_0$; S_1^+ = $P'A'S_0 + A'S_1$; S_2^+ = $AS_1 + P'S_2$; S_3^+ = $PS_2 + PS_0 + PS_3$;
S_4^+ = $P'S_3 + D'U'P'S_4$;　　　T^+ = $S_4'T + PT + TU + TD' + S_4P'D'U$;

To understand T^+, remember that T can only change when moving from READY (S_4) to START (S_0).

Notice that we can rewrite the first four terms as $T(S_4' + P + U + D')$. In this case, the OR is a maxterm on four variables and corresponds to the case in which the elevator should switch from moving up to moving down (in S_4, door is closed, need not move up, and needs to move down—remember to complement meanings in maxterms).

The remaining term, $S_4P'D'U$, then covers the case in which the elevator should switch from moving down to moving up (in S_4, door is closed, need not move down, and needs to move up).

Otherwise, T^+ is just T.

We could also fill in a K-map for the case in which the FSM is in S_4 and may need to change T. Note that we still have the first two terms above (or we solve a 5-variable K-map, but the K-map for $S_4=0$ is just the function T—the current value). The input A doesn't matter to our decision, so we leave it out of the K-map. We only move to S_0 when $(D+U)P'$, so we can start by writing T's value into the other boxes (the blue squares).

Next, if the elevator was going up (T=1) and still needs to go up (U=1), it should keep moving up ($T^+=1$). Those are the yellow squares.

Similarly, if the elevator was going down (T=0) and still needs to go down (D=1), it should keep moving down ($T^+=0$). Those are the pink squares.

The only time T actually changes is in the remaining (white) squares, when the elevator no longer needs to move in its current direction. Let's fill those in appropriately.

T^+ PT

		00	01	11	10
	00	0	1	1	0
	01	1	1	1	0
DU	11	0	1	1	0
	10	0	0	1	0

Look at the K-map. Our final answer must be SOP (problem statement), so we look at that only. The column PT is already covered without the S_4 condition, so we can ignore those 1s. We thus need TD', TU, and P'D'U. Note that only the last term is different from the function T, so we only need to AND that term with S_4.

5. **Alice and Bob, the Security Experts**

Update your Subversion repository to obtain the `hw9` subdirectory, in which you will find the FSM-based game `alice-and-bob.c`. Compile it and play it to get a feeling for how it works.

a. Each of the rooms in the shared apartment in the game has a unique value for the state variable `room_number`. Draw a state transition diagram for the physical configuration of the shared apartment. In particular, create one node for each possible value of the state variable `room_number`, and label each node with the corresponding room number. Draw transition arcs labeled with choice numbers to connect rooms to one another. Note that for this part, **you should only draw transition arcs for transitions that change the value of `room_number`**. You may either read the code or play the game to determine the labels used in the FSM implemented by the game. Note that these labels do not depend on either of the other state variables defined by the program.

b. The diagram that you drew for **part (a)** captures the high-level configuration of the FSM states. Now you must draw a more detailed version. Start by making three additional copies of your diagram from **part (a)**. These three copies correspond to the following combinations of variables (mark the three copies as FIRST, SECOND, and THIRD, as indicated below):

- FIRST: `0 == have_password` and `0 == hacked_router`
- SECOND: `1 == have_password` and `0 == hacked_router`
- THIRD: `1 == have_password` and `1 == hacked_router`

Also add a single additional state corresponding to the condition `1 == game_won`. Mark this state with the label **END**.

Now add transition arcs as appropriate between the three copies, using the choices required in the game to follow these transitions.

Finally, clearly mark the starting state of the game's FSM with the label **START**.

Then go watch a movie.