


Your Name: \_\_\_\_\_ netid: \_\_\_\_\_  
 Name: \_\_\_\_\_ netid: \_\_\_\_\_  
 Name: \_\_\_\_\_ netid: \_\_\_\_\_  
 Name: \_\_\_\_\_ netid: \_\_\_\_\_

Group #:

## ECE 120 Worksheet 14: LC-3 datapath control

The figure below shows the LC-3 datapath and all the control signals necessary to control it. At each state of the LC-3 FSM, these signals are configured to enable a particular RTL statement to be carried out by the datapath. In lecture, we attempted to show how the datapath needs to be configured to implement the states for the *fetch* phase of the instruction cycle. In this worksheet, you will configure the datapath for the *execute* phase states for some of the LC-3 instructions.



Feel free to detach and keep the last 3 pages of this booklet.


## 1. LC-3 control signals

Fill in the table below by specifying control bits for the states listed in the table. You may use don't cares where appropriate. The states are listed top-to-bottom, left-to-right as they appear in the LC-3 state diagram. Consult with the LC-3 FSM and datapath attached to this worksheet (you can detach and keep the last 3 pages). States 18 and 32 are done for you as an example.

STATE	RTL	LD.BEN	LD.MAR	LD.MDR	LD.IR	LD.PC	LD.REG	LD.CC	Gate.MARMUX	Gate.MDR	Gate.ALU	Gate.PC	MARMUX	PCMUX (2 BITS)	ADDR1MUX	ADDR2MUX (2 BITS)	DRMUX (2 BITS)	SR1MUX (2 BITS)	ALUK (2 BITS)	MIO.EN	R.W
18	$MAR \leftarrow PC, PC \leftarrow PC+1$	0	1	0	0	1	0	0	0	0	0	1	x	00	x	xx	xx	xx	xx	0	x
32	$BEN \leftarrow nN+zZ+pP$	1	0	0	0	0	0	0	0	0	0	0	x	xx	x	xx	xx	xx	xx	0	x
5																					
6																					
25																					
27																					

## 2. LC-3 control words

In the previous problem you noticed that each RTL statement requires configuring 25 LC-3 datapath control signals. These 25 control signals can be packed together as a single 25-digit binary word, or **control word**, assuming some fixed order, e.g.,



For example, control word for the RTL statement implementing the execute phase of ADD instruction is

00000110010xxxxx0001000x


We can add three more 0 bits to the front of this word (so that it is 28-bit long) and convert it into a 7-digit hexadecimal number, replacing all don't cares with 0s:

0000 0000 1100 1000 0000 0001 0000<sub>2</sub> = x00C8010 <- control word for state 1.


Based on your table from the previous part, write the control words for the following states:

State	Control word in binary (25 bits)	Control word in hexadecimal
18	0 1001 0000 01 <u>00</u> <u>0000</u> <u>0000</u> <u>0000</u>	x0504000
32	1 0000 0000 00 <u>00</u> <u>0000</u> <u>0000</u> <u>0000</u>	x1000000
5		
6		
25		
27		

## LC-3 FSM



## LC-3 datapath



## LC-3 control signals

Signal	Description	Signal	Description
LD.MAR	= 1, MAR is loaded	LD.CC	= 1, updates status bits from system bus
LD.MDR	= 1, MDR is loaded	GateMARMUX	= 1, MARMUX output is put onto system bus
LD.IR	= 1, IR is loaded	GateMDR	= 1, MDR contents are put onto system bus
LD.PC	= 1, PC is loaded	GateALU	= 1, ALU output is put onto system bus
LD.REG	= 1, register file is loaded	GatePC	= 1, PC contents are put onto system bus
LD.BEN	= 1, updates Branch Enable (BEN) bit		
MARMUX	$\begin{cases} = 0, \text{ chooses ZEXT IR[7:0]} \\ = 1, \text{ chooses address adder output} \end{cases}$	MIO.EN	$\begin{cases} = 1, \text{ Enables memory,} \\ \text{ chooses memory output for MDR input} \\ = 0, \text{ Disables memory,} \\ \text{ chooses system bus for MDR input} \end{cases}$
ADDR1MUX	$\begin{cases} = 0, \text{ chooses PC} \\ = 1, \text{ chooses reg file SR1 OUT} \end{cases}$	R.W	$\begin{cases} = 1, M[MAR] \leftarrow MDR \text{ when MIO.EN} = 1 \\ = 0, MDR \leftarrow M[MAR] \text{ when MIO.EN} = 1 \end{cases}$
ADDR2MUX	$\begin{cases} = 00, \text{ chooses "0...00"} \\ = 01, \text{ chooses SEXT IR[5:0]} \\ = 10, \text{ chooses SEXT IR[8:0]} \\ = 11, \text{ chooses SEXT IR[10:0]} \end{cases}$	ALUK	$\begin{cases} = 00, \text{ ADD} \\ = 01, \text{ AND} \\ = 10, \text{ NOT A} \\ = 11, \text{ PASS A} \end{cases}$
PCMUX	$\begin{cases} = 00, \text{ chooses PC} + 1 \\ = 01, \text{ chooses system bus} \\ = 10, \text{ chooses address adder output} \end{cases}$	DRMUX	$\begin{cases} = 00, \text{ chooses IR[11:9]} \\ = 01, \text{ chooses "111"} \\ = 10, \text{ chooses "110"} \end{cases}$
SR1MUX	$\begin{cases} = 00, \text{ chooses IR[11:9]} \\ = 01, \text{ chooses IR[8:6]} \\ = 10, \text{ chooses "110"} \end{cases}$		

## LC-3 Instructions

NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

ADD	<table border="1"><tr><td>0001</td><td>DR</td><td>SR1</td><td>0</td><td>00</td><td>SR2</td></tr></table>	0001	DR	SR1	0	00	SR2	ADD DR, SR1, SR2	LD	<table border="1"><tr><td>0010</td><td>DR</td><td colspan="4">PCOffset9</td></tr></table>	0010	DR	PCOffset9				LD DR, PCOffset9
0001	DR	SR1	0	00	SR2												
0010	DR	PCOffset9															
		$DR \leftarrow SR1 + SR2, \text{ Setcc}$			$DR \leftarrow M[PC + \text{SEXT}(\text{PCOffset9})], \text{ Setcc}$												
ADD	<table border="1"><tr><td>0001</td><td>DR</td><td>SR1</td><td>1</td><td colspan="2">imm5</td></tr></table>	0001	DR	SR1	1	imm5		ADD DR, SR1, imm5	LDI	<table border="1"><tr><td>1010</td><td>DR</td><td colspan="4">PCOffset9</td></tr></table>	1010	DR	PCOffset9				LDI DR, PCOffset9
0001	DR	SR1	1	imm5													
1010	DR	PCOffset9															
		$DR \leftarrow SR1 + \text{SEXT}(\text{imm5}), \text{ Setcc}$			$DR \leftarrow M[M[PC + \text{SEXT}(\text{PCOffset9})]], \text{ Setcc}$												
AND	<table border="1"><tr><td>0101</td><td>DR</td><td>SR1</td><td>0</td><td>00</td><td>SR2</td></tr></table>	0101	DR	SR1	0	00	SR2	AND DR, SR1, SR2	LDR	<table border="1"><tr><td>0110</td><td>DR</td><td>BaseR</td><td colspan="3">offset6</td></tr></table>	0110	DR	BaseR	offset6			LDR DR, BaseR, offset6
0101	DR	SR1	0	00	SR2												
0110	DR	BaseR	offset6														
		$DR \leftarrow SR1 \text{ AND } SR2, \text{ Setcc}$			$DR \leftarrow M[\text{BaseR} + \text{SEXT}(\text{offset6})], \text{ Setcc}$												
AND	<table border="1"><tr><td>0101</td><td>DR</td><td>SR1</td><td>1</td><td colspan="2">imm5</td></tr></table>	0101	DR	SR1	1	imm5		AND DR, SR1, imm5	LEA	<table border="1"><tr><td>1110</td><td>DR</td><td colspan="4">PCOffset9</td></tr></table>	1110	DR	PCOffset9				LEA DR, PCOffset9
0101	DR	SR1	1	imm5													
1110	DR	PCOffset9															
		$DR \leftarrow SR1 \text{ AND } \text{SEXT}(\text{imm5}), \text{ Setcc}$			$DR \leftarrow PC + \text{SEXT}(\text{PCOffset9}), \text{ Setcc}$												
BR	<table border="1"><tr><td>0000</td><td>n</td><td>z</td><td>p</td><td colspan="2">PCOffset9</td></tr></table>	0000	n	z	p	PCOffset9		BR{nzp} PCOffset9	NOT	<table border="1"><tr><td>1001</td><td>DR</td><td>SR</td><td colspan="3">111111</td></tr></table>	1001	DR	SR	111111			NOT DR, SR
0000	n	z	p	PCOffset9													
1001	DR	SR	111111														
		$((n \text{ AND } N) \text{ OR } (z \text{ AND } Z) \text{ OR } (p \text{ AND } P)):$ $PC \leftarrow PC + \text{SEXT}(\text{PCOffset9})$			$DR \leftarrow \text{NOT } SR, \text{ Setcc}$												
JMP	<table border="1"><tr><td>1100</td><td>000</td><td>BaseR</td><td colspan="3">000000</td></tr></table>	1100	000	BaseR	000000			JMP BaseR	ST	<table border="1"><tr><td>0011</td><td>SR</td><td colspan="4">PCOffset9</td></tr></table>	0011	SR	PCOffset9				ST SR, PCOffset9
1100	000	BaseR	000000														
0011	SR	PCOffset9															
		$PC \leftarrow \text{BaseR}$			$M[PC + \text{SEXT}(\text{PCOffset9})] \leftarrow SR$												
JSR	<table border="1"><tr><td>0100</td><td>1</td><td colspan="4">PCOffset11</td></tr></table>	0100	1	PCOffset11				JSR PCOffset11	STI	<table border="1"><tr><td>1011</td><td>SR</td><td colspan="4">PCOffset9</td></tr></table>	1011	SR	PCOffset9				STI SR, PCOffset9
0100	1	PCOffset11															
1011	SR	PCOffset9															
		$R7 \leftarrow PC, PC \leftarrow PC + \text{SEXT}(\text{PCOffset11})$			$M[M[PC + \text{SEXT}(\text{PCOffset9})]] \leftarrow SR$												
TRAP	<table border="1"><tr><td>1111</td><td>0000</td><td colspan="4">trapvect8</td></tr></table>	1111	0000	trapvect8				TRAP trapvect8	STR	<table border="1"><tr><td>0111</td><td>SR</td><td>BaseR</td><td colspan="3">offset6</td></tr></table>	0111	SR	BaseR	offset6			STR SR, BaseR, offset6
1111	0000	trapvect8															
0111	SR	BaseR	offset6														
		$R7 \leftarrow PC, PC \leftarrow M[\text{ZEXT}(\text{trapvect8})]$			$M[\text{BaseR} + \text{SEXT}(\text{offset6})] \leftarrow SR$												