Lab3 - Finite State Machine Design: Vending Machine

Introduction and Requirements

In this lab, the goal is to design a fintie state machine (FSM) in Verilog HDL that matches the specified behavior. We need to figure out what states should we have and how the machine transitions from one state to another. The significance of this lab is to learn how to apply FSM design to the real problems in life. For this assignment, we are required to design a vending machine.

The detail of the input of output of the module are as below.

INPUTS:


INPUT	SIZE	BEHAVIOR
CLK	1 bit	System clock (T= 10 ns)
RESET	1 bit	Synchronous reset. When high, set all item counters, outputs to 0 and go to the idle state.
RELOAD	1 bit	Reload the machine (set all item counters to 10)
CARD_IN	1 bit	Stays high as long as the card remains inserted.
ITEM_CODE [2:0]	3 bits	Signal to input item code. The 2 digit item code is entered one digit at a time.
KEY_PRESS	1 bit	ITEM_CODE is valid for reading when this signal is high.
VALID_TRAN	1bit	If HIGH, the transaction using the card is valid. It can go high any time after item selection is determined to be valid) (card does not need to be inserted when this occurs)

OUTPUTS:

OUTPUT	SIZE	BEHAVIOR
VEND	1 bit	Set to HIGH once the transaction is deemed to be valid. Set to LOW one cycle later.
INVALID_SEL	1 bit	Set to HIGH for 1 cycle if: 1. If 1 digit of ITEM_CODE is entered and there is no 2nd digit after 5 clock cycles 2. If no digit is entered for 5 clock cycles 3. The 2 digit ITEM_CODE is invalid (Ex. 23) 4. The counter for one of the items is 0.
COST [2:0]	3 bits	Set to 000 by default. Set to the cost of an item once item code is entered, and remains at this value until a new transaction begins. (Ex. \$5 = 101)
FAILED_TRAN	1 bit	Set to 1 for 1 cycle if VALID_TRAN signal does not go high within 5 clock cycles of determining the ITEM_CODE

For this assignment, we're tasked with designing a vending machine with the following characteristics:

- Vending machine has 10 different snacks for sale. Each snack has two digit code [10-14, 20-24].
- Each snack is stored in separate slot. There can be up to 10 units of snack stored in 1 slot.
- A buyer can purchase only 1 item at a time.
- The machine only accepts payment by card.




ITEM CODE	COST (\$)
10,11,12,13,14	2
20,21,22,23,24	5

Table 1: ITEM CODE vs COST

Design Description (FSM diagram)

Before writing the code, the first step is to draw the FSM diagram to help us to organize the idea to design the module.

Basically, I am following the instructions in the spec. The IDLE state is the initial state in the machine, all the other state will return to IDLE when the input reset =1, and all item counters and outputs are set to 0 in IDLE state.



Details and explanations for the states in the diagram.

- 1. IDLE (Initial State) [4'b0001]
 - All the outputs are set to 0.
 - If the CARD_IN signal to flip to 1, initiate a new transaction (transit to AWAIT_KEY1 state), or the RELOAD

signal flip to 1 to reload the item (transit to RELOADING state).

2. **RELOADING**[4'b0001]

- All the snack counters are set to 10, i.e. the machine is fully re-loaded
- The state can only be reached from the IDLE state
- A new transaction cannot begin when the machine is in the state of RELOADING

3. **AWAIT_KEY1**[4'b0010]:

- Reached from IDLE state if the CARD_IN is set to 1 (credit card inserted).
- If KEY_PRESS goes to 1, transist to the AWAIT_KEY2 state
- Otherwise if within 5 clock cycles, the KEY_PRESS signal does not go to high, return to the initial state IDEL.
- 4. AWAIT_KEY2 [4'b0100]: State to check if the selection is valid.
 - o If selection is valid (i.e. the code is a number between 10-14 or 20-24 and there are a non-zero number of items corresponding to that code left in the machine), display the \$ amount of the selection on COST[2:0], and wait for the VALID_TRAN signal (represents a valid/invalid transaction signal from the bank):
 - But the VALID_TRAN signal does not go high within 5 clock cycles, the transaction failed. Set the
 'FAILED_TRAN' bit to high for 1 cycle, and transist to the IDLE state.
 - If the VALID_TRAN signal goes to high within the time limit, the state transists to VENDING state.
 - If the selection is invalid, set the 'INVALID_SEL' bit to high for 1 cycle and go to the IDLE state

5. **INVALID_SELECTION** [4'b0100]

- If selection is invalid (input item code out of the range), moved from AWAIT_KEY_2.
- Set the 'INVALID_SET' to high for 1 cycle and return to IDLE state.

6. AWAIT_VALID_TRAN [4'b0101]

- The state is reached from AWAIT_KEY2 if the selection is valid (INVALID_SET does not goes to high).
- Waiting for the VALID_TRAN signal.
 - If the signal goes to high within 5 clock cycles, the state transist to **VENDING** state.
 - Otherwise, if the signal does not flip within 5 clock cycles, 'FAILED_TRAN' bit is set to high for 1 cycle,
 and return to the IDLE state.

7. **FAILURE**[4'b0110]

- A state that reached from AWAIT_VALID_TRAN if the VALID_TRAN signal does not goes to high within time limit
- Set FAILED_TRAN bit to high for 1 cycle, return to IDLE state.

8. **VENDING**[4'b0111]

- Decrement counter of the corresponding item by one (i.e., the item is dispensed)
- Set VEND bit to 1 for 1 cycle
- Return to IDLE state.

For the coding, I didn't use the template, I only use one always block. I put the updates of the current_state, next_state, and output values, all the logic operation in this block. I assume the KEY_PRESS signal goes high for 1 clock cycle, and the return to low bit. As the way it performs in the real life.

In addition, I set up a time_cnt variable as timer counter to set up the time limit, which is 5 clock cycles.

Simulation Documentation

To test the correctness of my code, check if the state transit properly, I created the test bench file and some test cases inside. The below screenshot of the waveforms are basically showing if the variables hold the correct values when they are in the specific states, and the relation between states. And in the specific condition (e.g., no snacks or vend successfully), whether the program outputs properly or not.

1. Reset, IDLE


First, check the initial state, IDLE. Through the wavefor, when RESET is 1, we can see that outputs VEND, INVALID_SEL, COST[2:0], FAILED_TRAN hold the value 0, which is correct.

And at the same time, current_state is at 4b'0000 and so as well as IDLE.



2. Re-load State

When the input RELOAD is being set to 1, all the snack counters are set to 10 (4b'1010). This action can be indicated in the below waveform screenshot. In addition, current_state goes to [4b'0001] RELOADING state as expected in the diagram.




3. No keypress within 5 clock cycle after insert card

This test case is to test the specific condition when the card is inserted but no any actions following.

From the below image, we can conclude that when the CARD_IN is set to 1 (credit card insert), the current_state goes to AWAIT_KEY_1 [0010], the timer counter time_cnt[2:0] start counting from 0 to 4. And then if the user does not press any item code (i.e., KEY_PRESS = 0) within the 5 clock cycles, the time_cnt is reset to 0 and the current_state returns to initial state IDLE [0000].

This result is as expected.




4. No keypress within 5 clock cycle after enter the first digit code

If the user have entered the first item digit code, he/she is suppose to enter the second digit code within 5 clock cycles.

Through the below waveforms iamge, it indicates that when the KEY_PRESS is set to 1 and the current state is in AWAIT_KEY1, the state goes to AWAIT_KEY2 [0011]. Then the time_cnt counter start counting from 0 to 4. If the KEY_PRESS does not flip to 1, and time_cnt reset to 0 once it reach the 5 clock cycle time limit, the current_state return to initial IDLE state [0000].

This result is as expected.




5. Invalid Selection

The items digit code is range from 10-14, 20-24. Any input values outside this range should be consider as invalid.

In my test case, I set a selection value 15 as an invalid input to the vending machine. The first digit is valid, the KEY_PRESS signal goes to high then to low, state move from IDLE to AWAIT_KEY1[0010]. And the second digit 5 enter and it is invalid. At the beginning KEY_PRESS is set to 1 and the state move from AWAIT_KEY1 to AWAIT_KEY2 [0011], but soon it move to INVALID_SEL[0100] and the 'INVALID_SEL' bit is set to high for 1 cycle. Finally return to the initial IDLE state.

The result is as expected, the test case is passed.




6. Invalid Transaction

If the selection is valid. Then the vending machine is suppose to have the valid VALID_TRAN high signal (represent a vald transaction signal from the bank) to complete the transaction. If the signal is low, then mean the reuqest transaction is invalid.

Through the below image, when selection is valid, the state transist form AWAIT_KEY2[0011] to AWAIT_VALID_TRAN[0101]. And the VALID_TRIN signal does not filp to 1 within the 5 clock cycles (time_cnt reaches its time limit), then the state goes to FAILURE [0110], which means the transaction faile. The 'FAILED_TRAN' bit is set to high for 1 cycle. And finally the state returns to the initial IDLE state.


The result is as expected, the test case is passed.



7. Empty, no snacks

When there are no snacks in the machine (i.e., all the counter value represent storing each snack is 0), obviously any purchasing attemption would be considered as invalid. The INVALID_SEL bit would be set to high. And the state should be in INVALID_SELECTION [4b'0100].

The result is as expected, the testcase is passed.




8. Vend successfully

This final test case is to test if the program could successfully vend snack. In this case, the VALID_TRN should be 1 and INVALID_SEL is 0. i.e., check if the state VENDING works properly.

The below waveforms screenshot indicates that the transition of current_state from IDLE [0000]-> AWAIT_KEY_1 [0010]-> AWAIT_KEY_2 [0011] -> AWAIT_VALID_TRAN [0101] -> VENDING [0111] and finally return to initial state IDLE[0000], with the corresponding output bits set. Through the image, VENT is set to 1, and stored_11_left is 4'b1001 (9 left) as expected.

The result is as expected, the testcase is passed.




Schematics

The below image is the RTL generated from ISE. It indicate the I/O design of the module I designed.

Through the image, we know the I/O of the module vending_machine in my design is exactly the same as shown in Figure 4 in the spec.

Design Summary

Design Summary Report



Device Utilization Summary				[-]
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	60	18, 224	1%	
Number used as Flip Flops	60			
Number used as Latches	0			
Number used as Latch-thrus	0			
Number used as AND/OR logics	0			
Number of Slice LUTs	88	9, 112	1%	
Number used as logic	88	9, 112	1%	
Number using 06 output only	58			
Number using 05 output only	0			
Number using 05 and 06	30			
Number used as ROM	0			
Number used as Memory	0	2, 176	0%	
Number of occupied Slices	27	2, 278	1%	
Number of MUXCYs used	0	4, 556	0%	
Number of LUT Flip Flop pairs used	89			
	_		i	

Design Overview Summary	^	Device Utilization Summary				
IOB Properties Module Level Utilization Timing Constraints Pinout Report Clock Report		Slice Logic Utilization	Used	Available	Utilization	Note(s)
		Number of Slice Registers	60	18, 224		
		Number used as Flip Flops	60	11, 441		
		Number used as Latches	0			
Static Timing		Number used as Latch-thrus	0			
Errors and Warnings		Number used as AND/OR logics	0			
Parser Messages		Number of Slice LUTs	88	9, 112	100	
Synthesis Messages				-		
··· 📝 Translation Messages		Number used as logic	88	9, 112	1%	
- 🕜 Map Messages		Number using 06 output only	58			
Place and Route Messages		Number using 05 output only	0			
iming Messages		Number using 05 and 06	30			
- Bitgen Messages		Number used as ROM	0			
 All Implementation Messa Detailed Reports 		Number used as Memory	0	2,176	0%	
Synthesis Report		Number of occupied Slices	27	2,278	1%	
7 Translation Report		Number of MUXCYs used	0	4,556	0%	
Man Report	~	Number of LUT Flip Flop pairs used	89			
esign Properties		Number with an unused Flip Flop	49	89	55%	
Enable Message Filtering		Number with an unused LUT	1	89	1%	
ptional Design Summary Contents		Number of fully used LUT-FF pairs	39	89	43%	
Show Clock Report		Number of unique control sets	15			
Show Failing Constraints Show Warnings		Number of slice register sites lost to control set restrictions	60	18, 224	1%	
Show Errors		Number of bonded IOBs	15	232	6%	
		Number of RAMB16BWERs	0	32	0%	
		Number of RAMB8BWERs	0	64	0%	

Implementation (Map) Report

```
Release 14.7 Map P.20131013 (lin64)
2
     Xilinx Mapping Report File for Design 'vending_machine'
3
     Design Information
4
     _____
5
     Command Line : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
6
     high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
7
     -pr off -lc off -power off -o vending_machine_map.ncd vending_machine.ngd
8
9
     vending_machine.pcf
10
     Target Device : xc6slx16
     Target Package : csg324
11
     Target Speed : -3
12
     Mapper Version : spartan6 -- $Revision: 1.55 $
13
     Mapped Date : Sun May 23 18:01:13 2021
14
15
16
     Design Summary
     _____
17
18
     Number of errors:
     Number of warnings:
19
20
     Slice Logic Utilization:
       Number of Slice Registers:
21
                                                    60 out of 18,224
                                                                         1%
22
         Number used as Flip Flops:
                                                    60
         Number used as Latches:
23
                                                     0
         Number used as Latch-thrus:
24
         Number used as AND/OR logics:
25
                                                     0
       Number of Slice LUTs:
26
                                                    88 out of
                                                                9,112
27
         Number used as logic:
                                                    88 out of 9,112
                                                                         1%
28
           Number using 06 output only:
                                                    58
           Number using 05 output only:
29
                                                     0
           Number using 05 and 06:
30
                                                    30
           Number used as ROM:
31
         Number used as Memory:
32
                                                     0 out of 2,176
                                                                         0%
33
34
     Slice Logic Distribution:
       Number of occupied Slices:
35
                                                    27 out of 2,278
                                                                         1%
36
       Number of MUXCYs used:
                                                    0 out of 4,556
                                                                         0%
       Number of LUT Flip Flop pairs used:
37
                                                    89
         Number with an unused Flip Flop:
38
                                                    49 out of
                                                                        55%
                                                                   89
         Number with an unused LUT:
39
                                                    1 out of
                                                                   89
                                                                        1%
40
         Number of fully used LUT-FF pairs:
                                                    39 out of
                                                                        43%
         Number of unique control sets:
41
                                                    15
         Number of slice register sites lost
42
           to control set restrictions:
43
                                                    60 out of 18,224
                                                                         1%
44
       A LUT Flip Flop pair for this architecture represents one LUT paired with
45
       one Flip Flop within a slice. A control set is a unique combination of
```

```
clock, reset, set, and enable signals for a registered element.
47
       The Slice Logic Distribution report is not meaningful if the design is
48
49
       over-mapped for a non-slice resource or if Placement fails.
50
     IO Utilization:
51
52
       Number of bonded IOBs:
                                                       15 out of
                                                                     232
                                                                            6%
53
54
     Specific Feature Utilization:
       Number of RAMB16BWERs:
55
                                                        0 out of
                                                                      32
                                                                            0%
       Number of RAMB8BWERs:
                                                        0 out of
                                                                            0%
56
                                                                      64
       Number of BUFI02/BUFI02_2CLKs:
57
                                                        0 out of
                                                                      32
                                                                            0%
58
       Number of BUFI02FB/BUFI02FB_2CLKs:
                                                        0 out of
                                                                      32
                                                                            0%
59
       Number of BUFG/BUFGMUXs:
                                                        1 out of
                                                                      16
                                                                            6%
         Number used as BUFGs:
60
                                                        1
         Number used as BUFGMUX:
61
62
       Number of DCM/DCM_CLKGENs:
                                                        0 out of
                                                                            9%
                                                                       4
       Number of ILOGIC2/ISERDES2s:
                                                        0 out of
                                                                            0%
63
                                                                     248
       Number of IODELAY2/IODRP2/IODRP2_MCBs:
                                                        0 out of
                                                                     248
                                                                            0%
64
65
       Number of OLOGIC2/OSERDES2s:
                                                        0 out of
                                                                     248
                                                                            0%
       Number of BSCANs:
                                                        0 out of
                                                                       4
                                                                            0%
66
       Number of BUFHs:
67
                                                        0 out of
                                                                     128
                                                                            0%
       Number of BUFPLLs:
68
                                                        0 out of
                                                                       8
                                                                            0%
       Number of BUFPLL_MCBs:
                                                        0 out of
                                                                            0%
69
                                                                       4
       Number of DSP48A1s:
                                                        0 out of
70
                                                                      32
                                                                            0%
       Number of ICAPs:
71
                                                        0 out of
                                                                       1
                                                                            0%
72
       Number of MCBs:
                                                        0 out of
                                                                       2
                                                                            0%
       Number of PCILOGICSEs:
                                                        0 out of
73
                                                                       2
                                                                            0%
       Number of PLL_ADVs:
                                                        0 out of
                                                                       2
74
                                                                            0%
       Number of PMVs:
75
                                                        0 out of
                                                                            0%
76
       Number of STARTUPs:
                                                        0 out of
                                                                       1
                                                                            0%
77
       Number of SUSPEND_SYNCs:
                                                        0 out of
                                                                       1
                                                                            0%
78
79
     Average Fanout of Non-Clock Nets:
                                                       4.10
80
     Peak Memory Usage: 761 MB
81
82
     Total REAL time to MAP completion: 5 secs
     Total CPU time to MAP completion:
83
                                          5 secs
84
     Table of Contents
85
     _____
86
87
     Section 1 - Errors
     Section 2 - Warnings
88
     Section 3 - Informational
89
     Section 4 - Removed Logic Summary
90
     Section 5 - Removed Logic
91
     Section 6 - IOB Properties
92
93
     Section 7 - RPMs
94
     Section 8 - Guide Report
```

```
95
     Section 9 - Area Group and Partition Summary
     Section 10 - Timing Report
96
97
     Section 11 - Configuration String Information
     Section 12 - Control Set Information
98
     Section 13 - Utilization by Hierarchy
99
100
     Section 1 - Errors
101
102
103
     Section 2 - Warnings
104
105
106
107
     Section 3 - Informational
     _____
108
     INFO: MapLib: 562 - No environment variables are currently set.
109
     INFO:LIT:244 - All of the single ended outputs in this design are using slew
110
       rate limited output drivers. The delay on speed critical single ended outputs
111
112
       can be dramatically reduced by designating them as fast outputs.
113
     INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
       0.000 to 85.000 Celsius)
114
115
     INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
       1.260 Volts)
116
     INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
117
118
119
     INFO:Pack:1650 - Map created a placed design.
120
     Section 4 - Removed Logic Summary
121
     _____
122
123
124
     Section 5 - Removed Logic
     _____
125
126
127
     Section 6 - IOB Properties
128
129
130
     ----+
                                  | Type | Direction | IO Standard
     Diff | Drive | Slew | Reg (s) | Resistor | IOB |
                                      132
                                  Term | Strength | Rate |
                           | | Delay |
133
     +-----
                                          | INPUT | LVCMOS25
134
     | CARD_IN
                                  | IOB
     1
                                                | INPUT | LVCMOS25
     | CLK
                                | IOB
135
```

COST<0>	I CLOW I	IOB	OUTPUT	LVCMOS25	
12 COST<1>	SLOW	I I IOB	OUTPUT	LVCMOS25	
12	SLOW	· 1	· I	•	
COST<2>		IOB	OUTPUT	LVCMOS25	
12	SLOW			LIVOMOOOF	
FALID_TRAN 12	SLOW	IOB 	OUTPUT	LVCMOS25	
INVALID_SEL	1 323 1	IOB	OUTPUT	LVCMOS25	
12	SLOW	1	1		
ITEM_CODE<0>		IOB	INPUT	LVCMOS25	
ITEM_CODE<1>	1 1	 IOB	INPUT	LVCMOS25	
	1 1		1	·	
ITEM_CODE<2>		IOB	INPUT	LVCMOS25	
 KEY_PRESS		 IOB	 INPUT	LVCMOS25	
	1		111101	1 240110020	
RELOAD		IOB	INPUT	LVCMOS25	
DECET		 		L LVCMOS2F	
RESET	1 1	IOB 	INPUT	LVCMOS25	
VALID_TRN		IOB	INPUT	LVCMOS25	
 	1			1.1.1/01/2027	
VEND	I SLOW I	IOB	OUTPUT	LVCMOS25	
12	SLOW				
Section 7 - RPMs Section 8 - Guide Guide not run or	- de Report				
	n this design.				
	n this design. a Group and Part:				
Partition Implem	a Group and Part:				
Partition Implem	a Group and Part:				
Partition Implem	a Group and Part:				
Partition Implem	a Group and Part:				
Partition Implem	a Group and Part: mentation Status were found in th				
Partition Implem	a Group and Parts mentation Status were found in the state of the st				

```
170
171
        No area groups were found in this design.
172
173
174
175
      Section 10 - Timing Report
176
177
      A logic-level (pre-route) timing report can be generated by using Xilinx static
      timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
178
      mapped NCD and PCF files. Please note that this timing report will be generated
179
      using estimated delay information. For accurate numbers, please generate a
180
      timing report with the post Place and Route NCD file.
181
182
      For more information about the Timing Analyzer, consult the Xilinx Timing
183
      Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
184
      Command Line Tools User Guide "TRACE" chapter.
185
186
187
      Section 11 - Configuration String Details
      _____
188
      Use the "-detail" map option to print out Configuration Strings
189
190
191
      Section 12 - Control Set Information
      _____
192
      Use the "-detail" map option to print out Control Set Information.
193
194
      Section 13 - Utilization by Hierarchy
195
196
      Use the "-detail" map option to print out the Utilization by Hierarchy section.
197
198
```

Synthesis Report

```
Release 14.7 - xst P.20131013 (lin64)
     Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
 2
4
     Parameter TMPDIR set to xst/projnav.tmp
 5
6
7
     Total REAL time to Xst completion: 0.00 secs
     Total CPU time to Xst completion: 0.03 secs
8
9
10
11
     Parameter xsthdpdir set to xst
12
13
     Total REAL time to Xst completion: 0.00 secs
14
     Total CPU time to Xst completion: 0.03 secs
15
16
```

```
17
     -->
     Reading design: vending_machine.prj
18
19
     TABLE OF CONTENTS
20
21
      1) Synthesis Options Summary
22
      2) HDL Parsing
23
      3) HDL Elaboration
24
      4) HDL Synthesis
25
           4.1) HDL Synthesis Report
       5) Advanced HDL Synthesis
26
           5.1) Advanced HDL Synthesis Report
27
28
      6) Low Level Synthesis
29
      7) Partition Report
      8) Design Summary
30
           8.1) Primitive and Black Box Usage
31
32
           8.2) Device utilization summary
           8.3) Partition Resource Summary
33
           8.4) Timing Report
34
                8.4.1) Clock Information
35
                8.4.2) Asynchronous Control Signals Information
36
37
                8.4.3) Timing Summary
                8.4.4) Timing Details
38
                8.4.5) Cross Clock Domains Report
39
40
41
42
     ______
43
                          Synthesis Options Summary
     ______
44
     ---- Source Parameters
45
     Input File Name
                                     : "vending_machine.prj"
46
47
     Ignore Synthesis Constraint File : NO
48
49
     ---- Target Parameters
                                     : "vending_machine"
50
     Output File Name
     Output Format
                                     : NGC
51
52
     Target Device
                                     : xc6slx16-3-csg324
53
54
     ---- Source Options
55
     Top Module Name
                                     : vending_machine
     Automatic FSM Extraction
56
                                     : YES
57
     FSM Encoding Algorithm
                                     : Auto
     Safe Implementation
58
                                     : No
                                     : LUT
59
     FSM Style
60
     RAM Extraction
                                     : Yes
     RAM Style
61
                                     : Auto
     ROM Extraction
62
                                     : Yes
63
     Shift Register Extraction
                                     : YES
64
     ROM Style
                                     : Auto
```

```
65
     Resource Sharing
                                  : YES
     Asynchronous To Synchronous
66
                                   : NO
67
     Shift Register Minimum Size
                                  : 2
     Use DSP Block
68
                                  : Auto
69
     Automatic Register Balancing
                                  : No
70
71
     ---- Target Options
72
     LUT Combining
                                   : Auto
     Reduce Control Sets
73
                                  : Auto
     Add IO Buffers
74
                                  : YES
     Global Maximum Fanout
75
                                  : 100000
76
     Add Generic Clock Buffer(BUFG)
                                  : 16
77
     Register Duplication
                                  : YES
78
     Optimize Instantiated Primitives : NO
     Use Clock Enable
79
                                  : Auto
80
     Use Synchronous Set
                                  : Auto
     Use Synchronous Reset
81
                                  : Auto
     Pack IO Registers into IOBs
                                  : Auto
82
83
     Equivalent register Removal
                                  : YES
84
85
     ---- General Options
                                  : Speed
86
     Optimization Goal
     Optimization Effort
                                  : 1
87
     Power Reduction
                                  : NO
88
89
     Keep Hierarchy
                                  : No
     Netlist Hierarchy
                                  : As_Optimized
90
     RTL Output
91
                                  : Yes
     Global Optimization
92
                                  : AllClockNets
93
     Read Cores
                                  : YES
94
     Write Timing Constraints
                                  : NO
95
     Cross Clock Analysis
                                  : NO
     Hierarchy Separator
96
                                  : /
97
     Bus Delimiter
                                  : <>
     Case Specifier
98
                                  : Maintain
99
     Slice Utilization Ratio
                                  : 100
100
     BRAM Utilization Ratio
                                  : 100
     DSP48 Utilization Ratio
                                  : 100
101
     Auto BRAM Packing
102
                                  : NO
103
     Slice Utilization Ratio Delta
                                  : 5
104
105
     ______
106
107
108
     ______
109
                           HDL Parsing
     ______
110
     Analyzing Verilog file "/home/ise/152A/vending_machine.v" into library work
111
112
     Parsing module <vending_machine>.
```

```
113
114
     ______
                               HDL Elaboration
115
     ______
116
117
     Elaborating module <vending_machine>.
118
119
120
     ______
121
                              HDL Synthesis
     ______
122
123
124
     Synthesizing Unit <vending_machine>.
125
         Related source file is "/home/ise/152A/vending_machine.v".
            IDEL = 4'b0000
126
            RELOADING = 4'b0001
127
            AWAIT_KEY1 = 4'b0010
128
            AWAIT_KEY2 = 4'b0011
129
130
            INVALID_SELECTION = 4'b0100
            AWAIT_VALID_TRAN = 4'b0101
131
            FAILURE = 4'b0110
132
133
            VENDING = 4'b0111
134
         Found 4-bit register for signal <stored_11_left>.
         Found 4-bit register for signal <stored_12_left>.
135
         Found 4-bit register for signal <stored_13_left>.
136
137
         Found 4-bit register for signal <stored_14_left>.
         Found 4-bit register for signal <stored_20_left>.
138
         Found 4-bit register for signal <stored_21_left>.
139
         Found 4-bit register for signal <stored_22_left>.
140
         Found 4-bit register for signal <stored_23_left>.
141
142
         Found 4-bit register for signal <stored_24_left>.
143
         Found 4-bit register for signal <code1>.
         Found 4-bit register for signal <code2>.
144
         Found 1-bit register for signal <VEND>.
145
         Found 1-bit register for signal <INVALID_SEL>.
146
         Found 3-bit register for signal <COST>.
147
148
         Found 1-bit register for signal <FALID_TRAN>.
         Found 3-bit register for signal <time_cnt>.
149
         Found 4-bit register for signal <current_state>.
150
         Found 4-bit register for signal <stored_10_left>.
151
152
         Found finite state machine <FSM_0> for signal <current_state>.
153
154
         | States
                           1 8
155
         | Transitions
                           | 120
         | Inputs
                           | 22
156
         | Outputs
157
                           | 11
         | Clock
                           | CLK (rising_edge)
158
159
         | Reset
                           | RESET (positive)
160
         | Reset type
                           | synchronous
```

```
| Reset State
                                0000
161
162
           | Encoding
                                | auto
           | Implementation
                                | LUT
163
164
165
          Found 4-bit subtractor for signal <stored_10_left[3]_GND_1_o_sub_91_0UT> created at line
166
          Found 4-bit subtractor for signal <stored_11_left[3]_GND_1_o_sub_95_0UT> created at line
      264.
          Found 4-bit subtractor for signal <stored_12_left[3]_GND_1_o_sub_99_OUT> created at line
167
      268.
168
          Found 4-bit subtractor for signal <stored_13_left[3]_GND_1_o_sub_103_OUT> created at
      line 272.
169
          Found 4-bit subtractor for signal <stored_14_left[3]_GND_1_o_sub_107_OUT> created at
      line 276.
170
          Found 4-bit subtractor for signal <stored_20_left[3]_GND_1_o_sub_111_OUT> created at
      line 280.
          Found 4-bit subtractor for signal <stored_21_left[3]_GND_1_o_sub_115_0UT> created at
171
      line 284.
          Found 4-bit subtractor for signal <stored_22_left[3]_GND_1_o_sub_119_OUT> created at
172
      line 288.
173
          Found 4-bit subtractor for signal <stored_23_left[3]_GND_1_o_sub_123_OUT> created at
      line 292.
174
          Found 4-bit subtractor for signal <stored_24_left[3]_GND_1_o_sub_127_0UT> created at
      line 296.
175
          Found 3-bit adder for signal <time_cnt[2]_GND_1_o_add_4_OUT> created at line 140.
176
          Found 4-bit comparator greater for signal <GND_1_o_stored_10_left[3]_LessThan_15_o>
      created at line 154
          Found 4-bit comparator greater for signal <GND_1_o_stored_11_left[3]_LessThan_18_o>
177
      created at line 160
          Found 4-bit comparator greater for signal <GND_1_o_stored_12_left[3]_LessThan_21_o>
178
      created at line 166
179
          Found 4-bit comparator greater for signal <GND_1_o_stored_13_left[3]_LessThan_24_o>
      created at line 172
180
          Found 4-bit comparator greater for signal <GND_1_o_stored_14_left[3]_LessThan_27_o>
      created at line 178
181
          Found 4-bit comparator greater for signal <GND_1_o_stored_20_left[3]_LessThan_30_o>
      created at line 184
          Found 4-bit comparator greater for signal <GND_1_o_stored_21_left[3]_LessThan_33_o>
182
      created at line 190
183
          Found 4-bit comparator greater for signal <GND_1_o_stored_22_left[3]_LessThan_36_o>
      created at line 196
          Found 4-bit comparator greater for signal <GND_1_o_stored_23_left[3]_LessThan_39_o>
184
      created at line 202
          Found 4-bit comparator greater for signal <GND_1_o_stored_24_left[3]_LessThan_42_o>
185
      created at line 208
186
          Summary:
        inferred 11 Adder/Subtractor(s).
187
        inferred 57 D-type flip-flop(s).
188
```

```
189
       inferred 10 Comparator(s).
       inferred 38 Multiplexer(s).
190
191
       inferred 1 Finite State Machine(s).
     Unit <vending_machine> synthesized.
192
193
194
     ______
195
     HDL Synthesis Report
196
197
     Macro Statistics
     # Adders/Subtractors
198
                                                     : 11
      3-bit adder
199
                                                     : 1
     4-bit subtractor
                                                     : 10
200
201
     # Registers
                                                     : 17
     1-bit register
                                                     : 3
202
      3-bit register
203
                                                     : 2
204
     4-bit register
                                                     : 12
     # Comparators
                                                     : 10
205
206
      4-bit comparator greater
                                                     : 10
207
     # Multiplexers
                                                     : 38
     1-bit 2-to-1 multiplexer
                                                     : 15
208
      3-bit 2-to-1 multiplexer
209
                                                     : 11
210
      4-bit 2-to-1 multiplexer
                                                     : 12
     # FSMs
                                                     : 1
211
212
213
     ______
214
215
     ______
                          Advanced HDL Synthesis
216
     ______
217
218
219
     Synthesizing (advanced) Unit <vending_machine>.
220
     The following registers are absorbed into counter <stored_11_left>: 1 register on signal
221
     <stored_11_left>.
     The following registers are absorbed into counter <stored_12_left>: 1 register on signal
222
     <stored_12_left>.
223
     The following registers are absorbed into counter <stored_13_left>: 1 register on signal
     <stored_13_left>.
224
     The following registers are absorbed into counter <stored_14_left>: 1 register on signal
     <stored_14_left>.
225
     The following registers are absorbed into counter <stored_20_left>: 1 register on signal
     <stored_20_left>.
226
     The following registers are absorbed into counter <stored_21_left>: 1 register on signal
     <stored_21_left>.
227
     The following registers are absorbed into counter <stored_22_left>: 1 register on signal
     <stored_22_left>.
228
     The following registers are absorbed into counter <stored_23_left>: 1 register on signal
     <stored_23_left>.
```

```
229
     The following registers are absorbed into counter <stored_24_left>: 1 register on signal
     <stored_24_left>.
230
     The following registers are absorbed into counter <stored_10_left>: 1 register on signal
     <stored_10_left>.
     Unit <vending_machine> synthesized (advanced).
231
232
233
     ______
234
     Advanced HDL Synthesis Report
235
236
     Macro Statistics
     # Adders/Subtractors
237
                                                    : 1
     3-bit adder
                                                    : 1
238
239
     # Counters
                                                    : 10
     4-bit down counter
                                                    : 10
240
241
     # Registers
                                                    : 17
242
     Flip-Flops
                                                    : 17
     # Comparators
                                                    : 10
243
244
     4-bit comparator greater
                                                    : 10
245
     # Multiplexers
                                                    : 28
     1-bit 2-to-1 multiplexer
246
                                                    : 15
                                                    : 11
247
     3-bit 2-to-1 multiplexer
248
     4-bit 2-to-1 multiplexer
                                                    : 2
     # FSMs
249
                                                    : 1
250
251
     ______
252
253
     ______
254
                           Low Level Synthesis
255
     ______
256
     Analyzing FSM <MFsm> for best encoding.
     Optimizing FSM <FSM_0> on signal <current_state[1:4]> with user encoding.
257
258
259
      State | Encoding
     _____
260
      0000 | 0000
261
262
      0001 | 0001
      0010 | 0010
263
264
      0011 | 0011
265
      0100 | 0100
266
      0101 | 0101
      0111 | 0111
267
      0110 | 0110
268
269
270
     WARNING:Xst:1710 - FF/Latch <code1_3> (without init value) has a constant value of 0 in
     block <vending_machine>. This FF/Latch will be trimmed during the optimization process.
     WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code2_3> (without init value)
271
     has a constant value of 0 in block <vending_machine>. This FF/Latch will be trimmed during
     the optimization process.
```

```
272
    INFO:Xst:2261 - The FF/Latch <COST_0> in Unit <vending_machine> is equivalent to the
    following FF/Latch, which will be removed : <COST_2>
273
274
    Optimizing unit <vending_machine> ...
275
276
    Mapping all equations...
277
    Building and optimizing final netlist ...
    Found area constraint ratio of 100 (+ 5) on block vending_machine, actual ratio is 1.
278
    FlipFlop current_state_FSM_FFd2 has been replicated 2 time(s)
279
    FlipFlop current_state_FSM_FFd3 has been replicated 1 time(s)
280
281
282
    Final Macro Processing ...
283
284
    ______
285
    Final Register Report
286
    Macro Statistics
287
288
    # Registers
                                           : 60
289
    Flip-Flops
                                           : 60
290
291
    ______
292
293
    ______
294
                        Partition Report
295
    ______
296
    Partition Implementation Status
297
    _____
298
299
300
      No Partitions were found in this design.
301
302
303
304
    ______
305
                        Design Summary
306
    ______
307
308
    Top Level Output File Name : vending_machine.ngc
309
310
    Primitive and Black Box Usage:
311
312
    # BELS
                             : 122
313
    #
        INV
                             : 1
    #
314
        LUT2
                             : 18
315
        LUT3
                             : 18
316
        LUT4
                             : 28
    #
317
    #
        LUT5
                             : 27
318
        LUT6
                             : 26
```

```
# MUXF7
319
                                      : 4
320
      # FlipFlops/Latches
                                      : 60
321
           FDR
                                      : 11
322
            FDRE
                                      : 49
      # Clock Buffers
                                      : 1
323
           BUFGP
324
                                      : 1
      # IO Buffers
325
                                      : 14
326
           IBUF
                                      : 8
           OBUF
327
                                      : 6
328
329
      Device utilization summary:
      _____
330
331
332
      Selected Device : 6slx16csg324-3
333
334
335
      Slice Logic Utilization:
336
      Number of Slice Registers:
                                          60 out of 18224
                                                               0%
337
      Number of Slice LUTs:
                                          118 out of
                                                      9112
                                                               1%
338
         Number used as Logic:
                                          118 out of 9112
                                                               1%
339
340
      Slice Logic Distribution:
341
      Number of LUT Flip Flop pairs used:
                                         121
        Number with an unused Flip Flop:
342
                                          61 out of 121
                                                              50%
        Number with an unused LUT:
343
                                           3 out of
                                                        121
                                                               2%
                                          57 out of
344
        Number of fully used LUT-FF pairs:
                                                        121
                                                              47%
        Number of unique control sets:
345
                                           15
346
347
     IO Utilization:
348
      Number of IOs:
                                           15
      Number of bonded IOBs:
349
                                           15 out of
                                                        232
                                                               6%
350
      Specific Feature Utilization:
351
      Number of BUFG/BUFGCTRLs:
352
                                           1 out of
                                                        16
                                                               6%
353
354
355
      Partition Resource Summary:
      _____
356
357
358
       No Partitions were found in this design.
359
360
      -----
361
362
363
364
     Timing Report
365
366
      NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
```

```
367
          FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
          GENERATED AFTER PLACE-and-ROUTE.
368
369
     Clock Information:
370
     _____
371
     -----+----+
372
373
     Clock Signal
                                | Clock buffer(FF name) | Load |
     -----+----+
374
375
     CLK
                                 I BUFGP
                                                     | 60 |
     ------
376
377
378
     Asynchronous Control Signals Information:
379
     _____
     No asynchronous control signals found in this design
380
381
382
     Timing Summary:
     -----
383
384
     Speed Grade: -3
385
386
       Minimum period: 4.558ns (Maximum Frequency: 219.373MHz)
       Minimum input arrival time before clock: 5.706ns
387
       Maximum output required time after clock: 3.732ns
388
       Maximum combinational path delay: No path found
389
390
391
     Timing Details:
     _____
392
     All values displayed in nanoseconds (ns)
393
394
395
     ______
396
     Timing constraint: Default period analysis for Clock 'CLK'
397
      Clock period: 4.558ns (frequency: 219.373MHz)
      Total number of paths / destination ports: 1358 / 112
398
399
400
     Delay:
                     4.558ns (Levels of Logic = 4)
      Source:
401
                     code1_2 (FF)
402
      Destination:
                     INVALID_SEL (FF)
403
      Source Clock:
                     CLK rising
404
      Destination Clock: CLK rising
405
      Data Path: code1_2 to INVALID_SEL
406
407
                               Gate
                                      Net
        Cell:in->out
                     fanout Delay Delay Logical Name (Net Name)
408
409
                          5 0.447 0.943 code1_2 (code1_2)
410
        FDRE:C->Q
         LUT4:I1->0
                              0.205 0.745 code1[3]_GND_1_o_AND_12_o11
411
     (code1[3]_GND_1_o_AND_12_o1)
412
         LUT4:I3->0
                              0.205 0.924 code1[3]_GND_1_o_AND_12_o1
     (code1[3]_GND_1_o_AND_12_o)
```

```
413 LUT6:I1->0 1 0.203 0.580 current_state[3]_GND_1_o_Select_196_o<3>1
     (current_state[3]_GND_1_o_Select_196_o<3>)
         LUT6:I5->0
                         1 0.205 0.000 current_state[3]_GND_1_o_Select_196_o<3>3
414
     (current_state[3]_GND_1_o_Select_196_o)
415
        FDR:D
                             0.102
                                        INVALID_SEL
416
417
        Total
                             4.558ns (1.367ns logic, 3.191ns route)
418
                                    (30.0% logic, 70.0% route)
419
     ______
420
     Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
421
      Total number of paths / destination ports: 216 / 82
422
423
     Offset:
                     5.706ns (Levels of Logic = 5)
424
                     ITEM_CODE<1> (PAD)
425
      Source:
426
                     INVALID_SEL (FF)
      Destination:
427
      Destination Clock: CLK rising
428
429
      Data Path: ITEM_CODE<1> to INVALID_SEL
430
                              Gate
                                     Net
431
        Cell:in->out
                     fanout
                             Delay Delay Logical Name (Net Name)
        ______
432
                         11 1.222 1.111 ITEM_CODE_1_IBUF (ITEM_CODE_1_IBUF)
433
        IBUF:I->0
                         1 0.205 0.924 Mmux__n1172211 (Mmux__n1172211)
434
        LUT3:I0->0
                         1 0.203 0.684 Mmux__n1172212 (Mmux__n1172212)
435
        LUT5:I0->0
                          6 0.203 0.849 Mmux__n1172214 (Mmux__n117221)
436
        LUT6:I4->0
437
        LUT6:I4->0
                         1
                             (current_state[3]_GND_1_o_Select_196_o)
438
                             0.102
                                         INVALID SEL
439
440
        Total
                             5.706ns (2.138ns logic, 3.568ns route)
441
                                    (37.5% logic, 62.5% route)
442
443
     ______
444
     Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
445
      Total number of paths / destination ports: 6 / 6
     ______
446
447
     Offset:
                     3.732ns (Levels of Logic = 1)
448
      Source:
                     COST_0 (FF)
449
      Destination:
                     COST<2> (PAD)
      Source Clock:
450
                    CLK rising
451
      Data Path: COST_0 to COST<2>
452
453
                              Gate
                                     Net
454
                     fanout Delay Delay Logical Name (Net Name)
        Cell:in->out
455
        ______ ____
456
        FDR:C->Q
                             0.447
                                    0.714 COST_0 (COST_0)
         OBUF:I->0
457
                             2.571
                                         COST_2_OBUF (COST<2>)
```

```
458
                         3.732ns (3.018ns logic, 0.714ns route)
459
       Total
460
                               (80.9% logic, 19.1% route)
461
462
    ______
463
464
    Cross Clock Domains Report:
465
466
467
    Clock to Setup on destination clock CLK
    -----+
468
              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
469
470
    Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
    -----+
471
472
                 4.558|
             -----+
473
474
475
    ______
476
477
478
    Total REAL time to Xst completion: 6.00 secs
479
    Total CPU time to Xst completion: 5.04 secs
480
481
    -->
482
483
    Total memory usage is 484704 kilobytes
484
485
    Number of errors : 0 ( 0 filtered)
486
487
    Number of warnings: 2 ( 0 filtered)
    Number of infos : 1 ( 0 filtered)
488
```

And from the design summary report, I could see the Macro Statistics section about the number of differnt logic gate in my design. And I can check how my program performs through the report.

Conclusion

This project is more harder than the last two projects. The module design is complex. How to design a FSM and apply to real life system is challange but it is also useful.

In this project, I designed and implemented the Vending Machine, Final State Machine according to the behavior in the project manuscript. To correctly implement this, I first draw the FSM diagram to help me to have the clear idea that what output should be in each state and how to transit to a different state.

One of the major difficulty I encountered in this lab was to incorporate a counter in order to keep track of whether 5 cycles has passed. I dealt with this by experimenting my code on a smaller, simpler module in order to see how to correctly use different signal within my module to signal counter to start counting and to detect output of the counter.