Lab4 - Parking Meter

Introduction and Requirement

In this lab, similar to project3, the goal is to design a fintie state machine (FSM) in Verilog HDL that matches the specified behavior. We need to figure out what states should we have and how the machine transitions from one state to another. The significance of this lab is to learn how to apply FSM design to the real problems in life. For this assignment, we are required to design a parking meter, which simulates coins being added and displays the appropriate time remaining.


Inputs & Outputs

The inputs to the system have been listed in the table below:

Inputs	Function
add1	Add 60 seconds
add2	Add 120 seconds
add3	Add 180 seconds
add4	Add 300 seconds
rst1	Reset time to 16 seconds
rst2	Reset time to 150 seconds
clk	Frequency of 100 Hz
rst	Resets to the initial state


The output is modeled as 4 seven segment LED displays which display the time remaining before the meter expires inn seconds.

A seven-segment display is a form of electronic display device for displaying decimal numerals that is an alternative to the more complex dot matrix displays. Seven-segment displays are widely used in digital clocks, electronic meters, basic calculators, and other electronic devices that display numerical information. —From Wiki



In this lab, each of the segments could be divided into one bit signals a1, a2, a3, a4 by the adnodes, the design need to output these signal properly.

In this lab, we need to implement a 4-digit seven segment display as below:




The output ports (var1, var2, var3, var4) are 4-bit vectors that represent the actual digit in binary coded decimal corresponding to each of the segments.

And the output module need to consists of a 7-bit vector leg_seg, which displays the actual value fed to the 4 segments corresponding to the digits being displayed. The order of the mapping is from CA to CG with CA (as below image) being the MSB. The actual bits (from LSB to MSB) of leg_seg is actually map to A-F as below image. (0-> bright, 1-> dark)

Screen shot from Lecture in week 9:






A scanning display controller circuit can be used to show a four-digit number on this display. This circuit drives the anode signals and corresponding cathode patterns of each digit in a repeating, continuous succession, at an update rate that is faster than the human eye can detect. Each digit is illuminated just one-quarter of the time, but because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears

Design Description (FSM diagram)

Before start writing the code, the first step is to draw the FSM diagram to help us to organize the idea to design the module. Basically, I am following the instructions in the spec. The IDLE state is the initial state in the machine, all the other state will return to IDLE when the input reset =1, and all item counters and outputs are set to 0 in IDLE state.

State Diagram:



Details and explanations for the states in the diagram as below:

Note that if rst1 input goes high, the display get reset to 16 secs (timer_counter => 16) and start counting down 1 at 1 Hz. rst2 is similar, but it is reset to 150 secs. The state will move to greater_180 when these two inputs are high.

- 1. **IDLE** (Initial State) [2'b00]
 - Timer couter = 0
 - Flash 0000 with period 1 sec. i.e., Display flashed at 1Hz.
 - Duty cycle 50% with period 1 sec (i.e., on for 0.5 sec and off for 0.5 sec)
- 2. low_180_s [2'b01]: state when less than 180 seconds are remaining.
 - Timer counter < 180 secs
 - Display flash with a period of 2 secs and 50% duty cycle (i.e. on for 1 sec and off for 1 sec.)
 - The timer counter counts down 1 at 1 Hz. (decrement by 1 at 1 sec)
 - Blink out odd values, only show up even values.
- 3. **greater_180** [2'b10]
 - When rst1 or rst2 goes high, transist to this state from others.
 - Timer counter ≥ 180 secs
 - The timer counter counts down 1 at 1 Hz. (decrement by 1 at 1 sec)

• Max value for timer_counter is 9999. Any attempt to increment beyond 9999, should result in the counter latching to 9999 and counting down there.

According these three states and the timer counter, the different cases of making change on the value of the remaing time are hold.

For the coding, I didn't use the given example template, I only use one always block. I put the updates of the current_state, next_state, and output values, all the logic operation in this block.

Simulation Documentation

To test the correctness of my code, check if the state transit properly, I created the test bench file and some test cases inside. The below screenshot of the waveforms are basically showing if the variables hold the correct values when they are in the specific states, and the relation between states. And in the specific condition (e.g., edge case 9999 secs), whether the program outputs properly or not. And I assigned an 1-bit signal variable seg_disp_en which represent the nixie tube is on/off, it helps me to check if the display flash at the required frequency.

1. INITIAL STATE


First, check the initial state, IDLE. Through the waveform below, when rst goes high, we can see that outputs from val1 to val4 all holds the value 0 when the state is in IDLE [2b'00]. And the remaining time is 0 (timer_counter = 0).



Then check if the display flash with period 1 sec and duty cycle 50%.

According to below waveform, nixel tube signal seg_disp_en is low (dark) for 0.5 sec and high (bright) for 0.5 sec. The result is as expected.

And the image also indicates that the value of var1 to val4 change when the state moves to another state from IDLE, and the value of timer_counter is also changed. This is also as expected.




2. Display even values but blank out odd values when timer < 180 sec

The test case is to check the given required implementation in the spec. i.e., the logic in low_180_s state.

According the above image, when the timer_counter reachs 180 and start couting down, the state moves from greater_180 [2b'10] to low_180_s [2b'01]. When the timer is at 179 and 177, all the one bit signals a1, a2, a3, a4 are set to 1 (means dark), and the signal seg_disp_en which represents nixie tube goes low means it is dark.

When the timer_counter is at 180, 178 or 176, the signals a1, a2, a3, a4 works as usual. And the the signal seg_disp_en which represents nixie tube goes high means it is bright.

The result is as expected.




3. Flash at 0.5 Hz when timer < 180 sec

This test case is to test if the display would flash with a period of 2 secs and 50% duty cycle. (on for 1 sec and off for 1 sec).

As below image shown, when rst2 goes high, the timer_counter is reset to 150 secs, which is smaller than 180.

The the nixel tube signal seg_disp_en goes high (bright) for 1 sec, then it goes (dark) for 1 sec, and then goes high for 1 sec again and so on.

The result is as expected.



4. rst1 and rst2 goes high

This testcase is to check if the remaining time reset properly when rst1 and rst2 goes high and if the state moves the correspond state.

First check rst2. According the waveforms, when rst2 goes high, the value timer_counter is reset to [8b'10010110] = 150, and the state is moved from IDLE to low_180_s as the reamining time changed, which is correct.



Then check rst1 . According the below waveforms, when rst1 goes high, the value timer_counter is reset to [5b'10000] = 16. And timer_counter start count down at 1hz.

The result is as expected.



5. Test buttons of add

The initial value of the timer is 16, the test case is to test if the value of the timer could add the time correctly when press the different add button.

According to the below image, we could see when the timer value is 6,

- First, add1 goes high, the timer adds 60 secs, the value is changed to 66.
- Then add2 goes high, the timer adds 120 secs, the value is changed to 186.
- Then add3 goes high, the timer adds 180 secs, the value is changed to 36.
- Then add4 goes high, the timer adds 300 secs, the value is changed to 666.


The display adds to the corresponding time when add button is pressed, and then starts counting down.

The result is as expected, the add buttons work.



6. Max Value 9999

The purpose of this test is to ensure that the amount of time remaining, stored in time_counter, cannot exceed 14'd9999, and any attempts to increase it beyond that value will result in it latching to 14'd9999. This was achieved by keeping add4 high for a long period, thus ensuring that the time remaining reached 14'd9999, and then attempt to add more time in the timer.




According to the above waveform, when the value of the timer has reached 9999, even if the add4 is still high, the value of timer is latching to 9999. Then when add4 reset to 0, the timer count down from 9999.


The result is as expected.

Schematics

The below image is the RTL generated from ISE. It indicate the I/O design of the module I designed.



Through the image, we know the I/O of the module parking_meter in my design is match with the input and output module required in this lab.



Briefly, we could see some vertically long rectangles with inputs, which represent the blocks taking in all bits of important large registers (e.g. timer_counter). This is important control block to control other different functions of the mudule.

Design Summary

Design Summary Report

parking meter Project Status (06/06/2021 - 14:15:42)					
Project File: Project4.xise Parser Errors: No Errors					
Module Name:	parking_meter	Implementation State:	Placed and Routed		
Target Device:	xc6slx16-3csg324	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	7 Warnings (0 new)		
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	Timing Constraints:	All Constraints Met		
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)		

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	63	18,224	1%		
Number used as Flip Flops	63				
Number used as Latches	0				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	667	9,112	7%		
Number used as logic	663	9,112	7%		
Number using O6 output only	622				
Number using O5 output only	1				
Number using O5 and O6	40				
Number used as ROM	0				

Implementation (Map) Report

```
1
     Release 14.7 Map P.20131013 (lin64)
2
     Xilinx Mapping Report File for Design 'parking_meter'
3
4
     Design Information
5
     Command Line : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
6
     high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
7
8
     -pr off -lc off -power off -o parking_meter_map.ncd parking_meter.ngd
9
     parking_meter.pcf
10
     Target Device : xc6slx16
11
     Target Package : csg324
12
     Target Speed : -3
     Mapper Version : spartan6 -- $Revision: 1.55 $
13
14
     Mapped Date : Sun Jun 6 14:15:09 2021
15
16
     Design Summary
17
     _____
     Number of errors:
18
19
     Number of warnings:
20
     Slice Logic Utilization:
       Number of Slice Registers:
21
                                                    63 out of 18,224
```

22	Number used as Flip Flops:	63					
23	Number used as Latches:	0					
24	Number used as Latch-thrus:	0					
25	Number used as AND/OR logics:	0					
26	Number of Slice LUTs:	667	out	of	9,112	7%	
27	Number used as logic:	663	out	of	9,112	7%	
28	Number using 06 output only:	622					
29	Number using 05 output only:	1					
30	Number using 05 and 06:	40					
31	Number used as ROM:	0					
32	Number used as Memory:	0	out	of	2,176	0%	
33	Number used exclusively as route-thrus:	4					
34	Number with same-slice register load:	3					
35	Number with same-slice carry load:	1					
36	Number with other load:	0					
37							
38	Slice Logic Distribution:						
39	Number of occupied Slices:	222	out	of	2,278	9%	
40	Number of MUXCYs used:	76	out	of	4,556	1%	
41	Number of LUT Flip Flop pairs used:	678					
42	Number with an unused Flip Flop:	623	out	of	678	91%	
43	Number with an unused LUT:	11	out	of	678	1%	
44	Number of fully used LUT-FF pairs:	44	out	of	678	6%	
45	Number of unique control sets:	5					
46	Number of slice register sites lost						
47	to control set restrictions:	17	out	of	18,224	1%	
48							
49	A LUT Flip Flop pair for this architecture	repres	sent	s or	ne LUT pa:	ired wi	th
50	one Flip Flop within a slice. A control s					tion of	
51	clock, reset, set, and enable signals for	•					
52	The Slice Logic Distribution report is not		-			ign is	
53	over-mapped for a non-slice resource or if	Placer	nent	fai	ils.		
54							
55	IO Utilization:						
56	Number of bonded IOBs:	35	out	of	232	15%	
57							
58	Specific Feature Utilization:			_			
59	Number of RAMB16BWERs:		out			0%	
60	Number of RAMB8BWERs:		out			0%	
61	Number of BUFI02/BUFI02_2CLKs:		out			0%	
62	Number of BUFI02FB/BUFI02FB_2CLKs:		out			0%	
63	Number of BUFG/BUFGMUXs:		out	of	16	6%	
64	Number used as BUFGs:	1					
65	Number used as BUFGMUX:	0				00:	
66	Number of DCM/DCM_CLKGENs:		out			0%	
67	Number of ILOGIC2/ISERDES2s:		out			0%	
68 69	Number of IODELAY2/IODRP2/IODRP2_MCBs: Number of OLOGIC2/OSERDES2s:		out			0%	
F 11	NUMBER OF ALCICION ACCUMENTS	a	out	O.t	248	0%	

```
70
        Number of BSCANs:
                                                       0 out of
                                                                     4
                                                                          0%
        Number of BUFHs:
 71
                                                       0 out of
                                                                   128
                                                                          0%
        Number of BUFPLLs:
72
                                                       0 out of
                                                                     8
                                                                          0%
        Number of BUFPLL_MCBs:
                                                       0 out of
 73
                                                                     4
                                                                          0%
74
        Number of DSP48A1s:
                                                       0 out of
                                                                          0%
                                                                    32
        Number of ICAPs:
75
                                                       0 out of
                                                                    1
                                                                          0%
76
        Number of MCBs:
                                                       0 out of
                                                                     2
                                                                          0%
 77
        Number of PCILOGICSEs:
                                                       0 out of
                                                                     2
                                                                          0%
        Number of PLL_ADVs:
78
                                                       0 out of
                                                                     2
                                                                          0%
        Number of PMVs:
                                                       0 out of
79
                                                                          0%
                                                                     1
        Number of STARTUPs:
 80
                                                       0 out of
                                                                     1
                                                                          0%
        Number of SUSPEND_SYNCs:
 81
                                                      0 out of
                                                                     1
                                                                          0%
82
83
      Average Fanout of Non-Clock Nets:
                                                      5.06
 84
      Peak Memory Usage: 771 MB
85
      Total REAL time to MAP completion: 15 secs
 86
 87
      Total CPU time to MAP completion: 14 secs
 88
      Table of Contents
 89
      _____
90
 91
      Section 1 - Errors
      Section 2 - Warnings
92
      Section 3 - Informational
93
94
      Section 4 - Removed Logic Summary
      Section 5 - Removed Logic
95
      Section 6 - IOB Properties
96
97
      Section 7 - RPMs
      Section 8 - Guide Report
98
      Section 9 - Area Group and Partition Summary
99
100
      Section 10 - Timing Report
      Section 11 - Configuration String Information
101
      Section 12 - Control Set Information
102
103
      Section 13 - Utilization by Hierarchy
104
105
      Section 1 - Errors
      _____
106
107
108
      Section 2 - Warnings
109
      _____
110
111
      Section 3 - Informational
112
113
      INFO:MapLib:562 - No environment variables are currently set.
      INFO:LIT:244 - All of the single ended outputs in this design are using slew
114
         rate limited output drivers. The delay on speed critical single ended outputs
115
116
         can be dramatically reduced by designating them as fast outputs.
117
      INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
```

```
118
         0.000 to 85.000 Celsius)
119
      INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
120
         1.260 Volts)
      INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
121
122
         (.mrp).
123
      INFO:Pack:1650 - Map created a placed design.
124
125
      Section 4 - Removed Logic Summary
126
127
        2 block(s) optimized away
128
129
      Section 5 - Removed Logic
130
131
      Optimized Block(s):
132
133
      TYPE
             BLOCK
      GND
             XST_GND
134
135
      VCC
             XST_VCC
136
137
      To enable printing of redundant blocks removed and signals merged, set the
138
      detailed map report option and rerun map.
139
140
      Section 6 - IOB Properties
141
142
143
144
      | IOB Name
                                         | Type
                                                          | Direction | IO Standard
      Diff | Drive | Slew | Reg (s)
                                         | Resistor | IOB
                                                              145
      Term | Strength | Rate |
                                         | Delay |
146
147
      | a1
                                         | IOB
                                                           | OUTPUT
                                                                       | LVCMOS25
          | 12
                      | SLOW |
                                          148
      | a2
                                         | IOB
                                                           | OUTPUT
                                                                       | LVCMOS25
            | 12
                      | SLOW |
                                          149
      | a3
                                         | IOB
                                                           | OUTPUT
                                                                       | LVCMOS25
           | 12
                      | SLOW |
                                          | OUTPUT
150
      | a4
                                         | IOB
                                                                       | LVCMOS25
          | 12
                      | SLOW |
                                          151
      ∣ add1
                                         | IOB
                                                           | INPUT
                                                                       | LVCMOS25
                                          152
      | add2
                                         | IOB
                                                           | INPUT
                                                                       | LVCMOS25
                                          | INPUT
      | add3
                                         | IOB
153
                                                                       | LVCMOS25
```

154	add4		IOB	INPUT	LVCMOS25	
	1	1 1	·	i I	·	·
155	clk		IOB	INPUT	LVCMOS25	
	I					
156	led_seg<0>		IOB	OUTPUT	LVCMOS25	
157	12 led_seg<1>	SLOW	 IOB		LVCMOS25	1
137	1eu_seg<1>	SLOW	105	001701	LVCMO323	ı
158	led_seg<2>	OLON	IOB	OUTPUT	LVCMOS25	
	12	SLOW		I I		'
159	led_seg<3>		IOB	OUTPUT	LVCMOS25	
	12	SLOW				
160	led_seg<4>		IOB	OUTPUT	LVCMOS25	
	12	SLOW				
161	led_seg<5>		IOB	OUTPUT	LVCMOS25	
160	12	SLOW	 TOP	OUTDUT	L LVCMOS2E	
162	led_seg<6> 12	SLOW	IOB 	OUTPUT	LVCMOS25	ı
163	rst	OLON	IOB	INPUT	LVCMOS25	
	1	1 1				'
164	rst1		IOB	INPUT	LVCMOS25	
	1					
165	rst2		IOB	INPUT	LVCMOS25	
166	val1<0>		IOB	OUTPUT	LVCMOS25	
167	12 vol11-15	SLOW	 TOP	OUTDUT	L LVCMOS2E	
167	val1<1> 12	SLOW	IOB	OUTPUT	LVCMOS25	ı
168	val1<2>	SLOW	IOB	OUTPUT	LVCMOS25	1
	12	SLOW			,	'
169	val1<3>		IOB	OUTPUT	LVCMOS25	
	12	SLOW				
170	val2<0>		IOB	OUTPUT	LVCMOS25	
		SLOW				
171	val2<1>	LCLOW	IOB	OUTPUT	LVCMOS25	
172	12 val2<2>	SLOW	 IOB	 OUTPUT	LVCMOS25	1
1/2	Vaiz<2>	SLOW	105	001701	LVCMO323	ı
173	val2<3>	02011	IOB	OUTPUT	LVCMOS25	
	12	SLOW				
174	val3<0>		IOB	OUTPUT	LVCMOS25	
	12	SLOW		l l		
175	val3<1>		IOB	OUTPUT	LVCMOS25	
	12	SLOW				
176	val3<2>	CL OW	IOB	OUTPUT	LVCMOS25	
177	12 val3<3>	SLOW	 IOB	 OUTPUT	I VCMOS2E	
1//	Val3<3>	SLOW	106	001701	LVCMOS25	
	1 12	, 52011				

```
178
      | val4<0>
                                          | IOB
                                                            | OUTPUT
                                                                        | LVCMOS25
            | 12
                      | SLOW |
                                            179
      | val4<1>
                                          | IOB
                                                            | OUTPUT
                                                                        | LVCMOS25
          | 12
                      | SLOW |
                                            | val4<2>
                                                            | OUTPUT
180
                                          | IOB
                                                                        | LVCMOS25
           | 12
                       | SLOW |
                                            181
      | val4<3>
                                          | IOB
                                                            | OUTPUT
                                                                        | LVCMOS25
           | 12
                      | SLOW |
                                            182
183
184
      Section 7 - RPMs
185
      -----
186
187
      Section 8 - Guide Report
      _____
188
189
      Guide not run on this design.
190
191
      Section 9 - Area Group and Partition Summary
192
193
194
      Partition Implementation Status
195
196
197
        No Partitions were found in this design.
198
199
200
201
      Area Group Information
202
203
204
        No area groups were found in this design.
205
206
207
208
      Section 10 - Timing Report
      _____
209
210
      A logic-level (pre-route) timing report can be generated by using Xilinx static
      timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
211
      mapped NCD and PCF files. Please note that this timing report will be generated
212
213
      using estimated delay information. For accurate numbers, please generate a
      timing report with the post Place and Route NCD file.
214
215
216
      For more information about the Timing Analyzer, consult the Xilinx Timing
217
      Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
      Command Line Tools User Guide "TRACE" chapter.
218
219
220
      Section 11 - Configuration String Details
```

```
221
      Use the "-detail" map option to print out Configuration Strings
222
223
224
      Section 12 - Control Set Information
225
226
      Use the "-detail" map option to print out Control Set Information.
227
228
      Section 13 - Utilization by Hierarchy
      _____
229
      Use the "-detail" map option to print out the Utilization by Hierarchy section.
230
231
```

Synthese Report

```
1
     Release 14.7 - xst P.20131013 (lin64)
     Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
 2
 3
     Parameter TMPDIR set to xst/projnav.tmp
 4
 5
 6
 7
     Total REAL time to Xst completion: 0.00 secs
     Total CPU time to Xst completion: 0.04 secs
8
9
10
11
     Parameter xsthdpdir set to xst
12
13
     Total REAL time to Xst completion: 0.00 secs
14
     Total CPU time to Xst completion: 0.04 secs
15
16
17
     -->
18
     Reading design: parking_meter.prj
19
20
     TABLE OF CONTENTS
21
       1) Synthesis Options Summary
22
       2) HDL Parsing
       3) HDL Elaboration
23
24
       4) HDL Synthesis
            4.1) HDL Synthesis Report
25
       5) Advanced HDL Synthesis
26
            5.1) Advanced HDL Synthesis Report
27
28
       6) Low Level Synthesis
       7) Partition Report
29
30
       8) Design Summary
            8.1) Primitive and Black Box Usage
31
            8.2) Device utilization summary
32
            8.3) Partition Resource Summary
33
            8.4) Timing Report
34
```

```
35
                8.4.1) Clock Information
                8.4.2) Asynchronous Control Signals Information
36
37
                8.4.3) Timing Summary
                8.4.4) Timing Details
38
                8.4.5) Cross Clock Domains Report
39
40
41
42
     ______
43
                          Synthesis Options Summary
     ______
44
     ---- Source Parameters
45
     Input File Name
                                    : "parking_meter.prj"
46
47
     Ignore Synthesis Constraint File : NO
48
49
     ---- Target Parameters
     Output File Name
                                     : "parking_meter"
50
     Output Format
                                     : NGC
51
     Target Device
                                     : xc6slx16-3-csg324
52
53
     ---- Source Options
54
55
     Top Module Name
                                     : parking_meter
     Automatic FSM Extraction
                                     : YES
56
     FSM Encoding Algorithm
57
                                     : Auto
     Safe Implementation
58
                                     : No
                                     : LUT
59
     FSM Style
     RAM Extraction
60
                                     : Yes
     RAM Style
61
                                     : Auto
     ROM Extraction
                                     : Yes
62
     Shift Register Extraction
                                     : YES
63
     ROM Style
                                     : Auto
64
65
     Resource Sharing
                                     : YES
     Asynchronous To Synchronous
66
                                     : NO
     Shift Register Minimum Size
                                     : 2
67
                                     : Auto
68
     Use DSP Block
     Automatic Register Balancing
69
                                     : No
70
71
     ---- Target Options
72
     LUT Combining
                                     : Auto
     Reduce Control Sets
73
                                     : Auto
     Add IO Buffers
74
                                     : YES
75
     Global Maximum Fanout
                                     : 100000
     Add Generic Clock Buffer(BUFG)
76
                                    : 16
     Register Duplication
77
                                     : YES
78
     Optimize Instantiated Primitives : NO
79
     Use Clock Enable
                                     : Auto
     Use Synchronous Set
80
                                     : Auto
81
     Use Synchronous Reset
                                     : Auto
82
     Pack IO Registers into IOBs
                                     : Auto
```

```
83
     Equivalent register Removal
                                  : YES
84
85
     ---- General Options
     Optimization Goal
86
                                  : Speed
87
     Optimization Effort
                                  : 1
88
     Power Reduction
                                  : NO
89
     Keep Hierarchy
                                  : No
     Netlist Hierarchy
90
                                  : As_Optimized
91
     RTL Output
                                  : Yes
92
     Global Optimization
                                  : AllClockNets
93
     Read Cores
                                  : YES
     Write Timing Constraints
                                  : NO
94
95
     Cross Clock Analysis
                                  : NO
     Hierarchy Separator
96
                                  : /
97
     Bus Delimiter
                                  : <>
98
     Case Specifier
                                  : Maintain
     Slice Utilization Ratio
                                 : 100
99
100
     BRAM Utilization Ratio
                                  : 100
     DSP48 Utilization Ratio
                                  : 100
101
     Auto BRAM Packing
102
                                  : NO
103
     Slice Utilization Ratio Delta
                                 : 5
104
105
     ______
106
107
108
     ______
109
                           HDL Parsing
     ______
110
     Analyzing Verilog file "/home/ise/152A/Project4/parking_meter.v" into library work
111
112
     Parsing module <parking_meter>.
113
114
     ______
                           HDL Elaboration
115
     ______
116
117
118
     Elaborating module <parking_meter>.
     WARNING: HDLCompiler: 413 - "/home/ise/152A/Project4/parking_meter.v" Line 89: Result of 15-
119
     bit expression is truncated to fit in 14-bit target.
120
     WARNING: HDLCompiler: 413 - "/home/ise/152A/Project4/parking_meter.v" Line 96: Result of 15-
     bit expression is truncated to fit in 14-bit target.
121
     WARNING: HDLCompiler: 413 - "/home/ise/152A/Project4/parking_meter.v" Line 103: Result of 15-
     bit expression is truncated to fit in 14-bit target.
     WARNING: HDLCompiler: 413 - "/home/ise/152A/Project4/parking_meter.v" Line 110: Result of 15-
122
     bit expression is truncated to fit in 14-bit target.
     WARNING: HDLCompiler: 413 - "/home/ise/152A/Project4/parking_meter.v" Line 121: Result of 32-
123
     bit expression is truncated to fit in 14-bit target.
124
     WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 126: Result of 8-
     bit expression is truncated to fit in 7-bit target.
```

```
125
      WARNING: HDLCompiler: 413 - "/home/ise/152A/Project4/parking_meter.v" Line 178: Result of 3-
      bit expression is truncated to fit in 2-bit target.
126
127
      ______
128
                                 HDL Synthesis
      ______
129
130
131
      Synthesizing Unit <parking_meter>.
132
          Related source file is "/home/ise/152A/Project4/parking_meter.v".
              idle = 2'b00
133
134
              low_180_s = 2'b01
              grater_180 = 2'b10
135
136
          Found 14-bit register for signal <time_counter>.
137
          Found 7-bit register for signal <time_1s>.
138
          Found 1-bit register for signal <seg_disp_en>.
          Found 2-bit register for signal <sen_num>.
139
          Found 4-bit register for signal <an>.
140
          Found 7-bit register for signal <led_seg>.
141
          Found 2-bit register for signal <state>.
142
          Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_9_OUT> created at line 89.
143
          Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_12_0UT> created at line 96.
144
          Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_15_0UT> created at line 103.
145
          Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_18_OUT> created at line 110.
146
          Found 7-bit adder for signal <time_1s[6]_GND_1_o_add_30_OUT> created at line 126.
147
148
          Found 2-bit adder for signal <sen_num[1]_GND_1_o_add_58_0UT> created at line 178.
          Found 14-bit subtractor for signal <GND_1_o_GND_1_o_sub_29_OUT<13:0>> created at line
149
      121.
          Found 16x7-bit Read Only RAM for signal <thousands[3]_GND_1_o_wide_mux_59_OUT>
150
          Found 16x7-bit Read Only RAM for signal <hundreds[3]_GND_1_o_wide_mux_60_0UT>
151
          Found 16x7-bit Read Only RAM for signal <tens[3]_GND_1_o_wide_mux_61_0UT>
152
153
          Found 16x7-bit Read Only RAM for signal <ones[3]_GND_1_o_wide_mux_62_0UT>
          Found 4x4-bit Read Only RAM for signal <sen_num[1]_PWR_1_o_wide_mux_63_OUT>
154
155
          Found 7-bit 4-to-1 multiplexer for signal <sen_num[1]_ones[3]_wide_mux_64_OUT> created
      at line 181.
          Found 14-bit comparator greater for signal <time_counter[13]_GND_1_o_LessThan_3_o>
156
      created at line 64
157
          Found 14-bit comparator lessegual for signal <n0011> created at line 88
          Found 14-bit comparator lessequal for signal <n0015> created at line 95
158
159
          Found 14-bit comparator lessequal for signal <n0019> created at line 102
          Found 14-bit comparator lessequal for signal <n0023> created at line 109
160
161
          Summary:
162
        inferred
                  5 RAM(s).
163
        inferred 3 Adder/Subtractor(s).
        inferred 37 D-type flip-flop(s).
164
                 5 Comparator(s).
165
        inferred
        inferred 28 Multiplexer(s).
166
      Unit <parking_meter> synthesized.
167
168
```

```
169
      Synthesizing Unit < mod_14u_4u > .
170
          Related source file is "".
171
          Found 18-bit adder for signal <n0565> created at line 0.
          Found 18-bit adder for signal <GND_2_o_b[3]_add_1_OUT> created at line 0.
172
173
          Found 17-bit adder for signal <n0569> created at line 0.
174
          Found 17-bit adder for signal <GND_2_o_b[3]_add_3_OUT> created at line 0.
175
          Found 16-bit adder for signal <n0573> created at line 0.
176
          Found 16-bit adder for signal <GND_2_o_b[3]_add_5_OUT> created at line 0.
177
          Found 15-bit adder for signal <n0577> created at line 0.
          Found 15-bit adder for signal <GND_2_o_b[3]_add_7_OUT> created at line 0.
178
          Found 14-bit adder for signal <n0581> created at line 0.
179
          Found 14-bit adder for signal <a[13]_b[3]_add_9_0UT> created at line 0.
180
181
          Found 14-bit adder for signal <n0585> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_2_o_add_11_OUT> created at line 0.
182
183
          Found 14-bit adder for signal <n0589> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_2_o_add_13_OUT> created at line 0.
184
          Found 14-bit adder for signal <n0593> created at line 0.
185
          Found 14-bit adder for signal <a[13]_GND_2_o_add_15_OUT> created at line 0.
186
          Found 14-bit adder for signal <n0597> created at line 0.
187
          Found 14-bit adder for signal <a[13]_GND_2_o_add_17_0UT> created at line 0.
188
          Found 14-bit adder for signal <n0601> created at line 0.
189
          Found 14-bit adder for signal <a[13]_GND_2_o_add_19_OUT> created at line 0.
190
191
          Found 14-bit adder for signal <n0605> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_2_o_add_21_0UT> created at line 0.
192
193
          Found 14-bit adder for signal <n0609> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_2_o_add_23_OUT> created at line 0.
194
195
          Found 14-bit adder for signal <n0613> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_2_o_add_25_OUT> created at line 0.
196
          Found 14-bit adder for signal <n0617> created at line 0.
197
          Found 14-bit adder for signal <a[13]_GND_2_o_add_27_OUT> created at line 0.
198
199
          Found 14-bit adder for signal <n0621> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_2_o_add_29_OUT> created at line 0.
200
201
          Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
202
          Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
          Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
203
204
          Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
205
          Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
206
207
          Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
208
          Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
209
          Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
210
211
          Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
212
          Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
213
          Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
214
215
          Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
216
          Summary:
```

```
217
        inferred 30 Adder/Subtractor(s).
218
        inferred 15 Comparator(s).
219
        inferred 197 Multiplexer(s).
      Unit <mod_14u_4u> synthesized.
220
221
222
      Synthesizing Unit <div_14u_4u>.
223
          Related source file is "".
224
          Found 18-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
225
          Found 17-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
          Found 16-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
226
227
          Found 15-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
          Found 14-bit adder for signal <a[13]_b[3]_add_9_oUT> created at line 0.
228
229
          Found 14-bit adder for signal <a[13]_GND_3_o_add_11_OUT> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_3_o_add_13_OUT> created at line 0.
230
231
          Found 14-bit adder for signal <a[13]_GND_3_o_add_15_OUT> created at line 0.
232
          Found 14-bit adder for signal <a[13]_GND_3_o_add_17_OUT> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_3_o_add_19_OUT> created at line 0.
233
234
          Found 14-bit adder for signal <a[13]_GND_3_o_add_21_OUT> created at line 0.
235
          Found 14-bit adder for signal <a[13]_GND_3_o_add_23_OUT[13:0]> created at line 0.
          Found 14-bit adder for signal <a[13]_GND_3_o_add_25_0UT[13:0]> created at line 0.
236
237
          Found 14-bit adder for signal <a[13]_GND_3_o_add_27_OUT[13:0]> created at line 0.
238
          Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
239
          Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
          Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
240
241
          Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
242
          Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
243
          Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
244
          Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
245
246
          Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
247
          Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
248
249
          Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
250
          Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
251
252
          Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
253
          Summary:
254
        inferred 14 Adder/Subtractor(s).
255
        inferred 15 Comparator(s).
256
        inferred 157 Multiplexer(s).
      Unit <div_14u_4u> synthesized.
257
258
259
      Synthesizing Unit <div_14u_7u>.
260
          Related source file is "".
          Found 21-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
261
          Found 20-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
262
263
          Found 19-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
264
          Found 18-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.
```

```
265
          Found 17-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
266
          Found 16-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
267
          Found 15-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
          Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
268
          Found 14-bit adder for signal <a[13]_GND_4_o_add_17_0UT> created at line 0.
269
270
          Found 14-bit adder for signal <a[13]_GND_4_o_add_19_OUT> created at line 0.
271
          Found 14-bit adder for signal <a[13]_GND_4_o_add_21_OUT> created at line 0.
272
          Found 14-bit adder for signal <a[13]_GND_4_o_add_23_OUT[13:0]> created at line 0.
273
          Found 14-bit adder for signal <a[13]_GND_4_o_add_25_0UT[13:0]> created at line 0.
274
          Found 14-bit adder for signal <a[13]_GND_4_o_add_27_0UT[13:0]> created at line 0.
275
          Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
276
          Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
277
          Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
          Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
278
279
          Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
          Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
280
          Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
281
282
          Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
283
          Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
284
285
          Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
286
287
          Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
288
289
          Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
290
          Summary:
        inferred 14 Adder/Subtractor(s).
291
292
        inferred 15 Comparator(s).
        inferred 157 Multiplexer(s).
293
294
      Unit <div_14u_7u> synthesized.
295
296
      Synthesizing Unit <div_14u_10u>.
          Related source file is "".
297
298
          Found 24-bit adder for signal <GND_5_o_b[9]_add_1_0UT> created at line 0.
299
          Found 23-bit adder for signal <GND_5_o_b[9]_add_3_OUT> created at line 0.
300
          Found 22-bit adder for signal <GND_5_o_b[9]_add_5_0UT> created at line 0.
301
          Found 21-bit adder for signal <GND_5_o_b[9]_add_7_OUT> created at line 0.
          Found 20-bit adder for signal <GND_5_o_b[9]_add_9_OUT> created at line 0.
302
303
          Found 19-bit adder for signal \langle GND_5_o_b[9]_add_11_0UT \rangle created at line 0.
304
          Found 18-bit adder for signal \langle GND_5_o_b[9]_add_13_0UT \rangle created at line 0.
          Found 17-bit adder for signal \langle GND_5_ob[9]_add_15_0UT \rangle created at line 0.
305
          306
307
          Found 15-bit adder for signal <GND_5_o_b[9]_add_19_OUT> created at line 0.
          Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
308
          Found 14-bit adder for signal <a[13]_GND_5_o_add_23_0UT[13:0]> created at line 0.
309
          Found 14-bit adder for signal <a[13]_GND_5_o_add_25_0UT[13:0]> created at line 0.
310
          Found 14-bit adder for signal <a[13]_GND_5_o_add_27_OUT[13:0]> created at line 0.
311
312
          Found 24-bit comparator lessequal for signal <BUS_0001> created at line \theta
```

```
Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
313
314
          Found 22-bit comparator lessequal for signal <BUS_0003> created at line \theta
315
          Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
          Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
316
          Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
317
318
          Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
319
          Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
320
          Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
321
          Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
322
          Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
323
          Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
324
325
          Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
          Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
326
327
          Summary:
        inferred 14 Adder/Subtractor(s).
328
        inferred 15 Comparator(s).
329
330
        inferred 157 Multiplexer(s).
      Unit <div_14u_10u> synthesized.
331
332
333
      ______
334
      HDL Synthesis Report
335
336
      Macro Statistics
337
      # RAMs
                                                              : 5
       16x7-bit single-port Read Only RAM
                                                              : 4
338
       4x4-bit single-port Read Only RAM
339
                                                              : 1
      # Adders/Subtractors
                                                              : 165
340
       14-bit adder
                                                              : 109
341
342
       14-bit addsub
                                                              : 1
343
       15-bit adder
                                                              : 11
       16-bit adder
344
                                                              : 11
       17-bit adder
345
                                                              : 11
346
       18-bit adder
                                                              : 11
       19-bit adder
                                                              : 2
347
348
       2-bit adder
                                                              : 1
       20-bit adder
349
                                                              : 2
350
       21-bit adder
                                                              : 2
       22-bit adder
351
                                                              : 1
       23-bit adder
352
                                                              : 1
       24-bit adder
                                                              : 1
353
       7-bit adder
354
                                                              : 1
355
      # Registers
                                                              : 7
356
       1-bit register
                                                              : 1
       14-bit register
357
                                                              : 1
358
       2-bit register
                                                              : 2
359
       4-bit register
                                                              : 1
360
       7-bit register
                                                              : 2
```

```
# Comparators
362
      14-bit comparator greater
                                                    : 1
363
      14-bit comparator lessequal
                                                    : 72
      15-bit comparator lessequal
364
                                                    : 7
365
      16-bit comparator lessequal
                                                    : 7
366
      17-bit comparator lessequal
                                                    : 7
367
      18-bit comparator lessequal
                                                   : 7
368
      19-bit comparator lessequal
                                                    : 2
369
      20-bit comparator lessequal
                                                   : 2
370
      21-bit comparator lessequal
                                                   : 2
                                                    : 1
371
      22-bit comparator lessequal
      23-bit comparator lessequal
372
                                                    : 1
373
      24-bit comparator lessequal
                                                   : 1
     # Multiplexers
                                                   : 1287
374
      1-bit 2-to-1 multiplexer
375
                                                   : 1248
376
      14-bit 2-to-1 multiplexer
                                                   : 31
      2-bit 2-to-1 multiplexer
377
                                                   : 1
378
      4-bit 2-to-1 multiplexer
                                                   : 4
379
      7-bit 2-to-1 multiplexer
                                                    : 2
      7-bit 4-to-1 multiplexer
380
                                                    : 1
381
382
     ______
     INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic
383
     operations in this design can share the same physical resources for reduced device
     utilization. For improved clock frequency you may try to disable resource sharing.
384
385
     ______
386
                        Advanced HDL Synthesis
     ______
387
388
389
     Synthesizing (advanced) Unit <parking_meter>.
390
     The following registers are absorbed into counter <sen_num>: 1 register on signal <sen_num>.
391
392
     INFO:Xst:3231 - The small RAM <Mram_sen_num[1]_PWR_1_o_wide_mux_63_0UT> will be implemented
     on LUTs in order to maximize performance and save block RAM resources. If you want to force
     its implementation on block, use option/constraint ram_style.
        _____
393
394
                      | Distributed
         _____
395
396
         | Port A
397
             aspect ratio | 4-word x 4-bit
                         | connected to signal <GND>
             weA
398
                                                         | high
399
             addrA
                         | connected to signal <sen_num>
400
             diA
                          | connected to signal <GND>
                         | connected to internal node
401
              doA
                                                         492
```

: 110

361

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ones[3]_GND_1_o_wide_mux_62_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

404				
405	ram_type	Distributed	1 1	
406				
407	Port A		I	
408	aspect ratio	16-word x 7-bit		
409	weA	connected to signal <gnd></gnd>	high	
410	addrA	connected to signal <val1></val1>		
411	diA	connected to signal <gnd></gnd>		
412	doA	connected to internal node		
413				

101

414

11 E

425

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tens[3]_GND_1_o_wide_mux_61_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding quidelines.

415			
416	ram_type	Distributed	1 1
417			
418	Port A		
419	aspect ratio	16-word x 7-bit	
420	weA	connected to signal <gnd></gnd>	high
421	addrA	connected to signal <val2></val2>	
422	diA	connected to signal <gnd></gnd>	
423	doA	connected to internal node	1
424			

INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hundreds[3]_GND_1_o_wide_mux_60_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

426			
427	ram_type	Distributed	1 1
428			
429	Port A		1
430	aspect ratio	16-word x 7-bit	
431	weA	connected to signal <gnd></gnd>	high
432	addrA	connected to signal <val3></val3>	1
433	diA	connected to signal <gnd></gnd>	1
434	doA	connected to internal node	1
435			

```
implemented on LUTs either because you have described an asynchronous read or because of
      currently unsupported block RAM features. If you have described an asynchronous read, making
      it synchronous would allow you to take advantage of available block RAM resources, for
      optimized device usage and improved timings. Please refer to your documentation for coding
      quidelines.
437
438
          | ram_type
                       | Distributed
439
440
          | Port A
441
               aspect ratio | 16-word x 7-bit
442
               weA
                            | connected to signal <GND>
                                                                | high
443
               addrA
                            | connected to signal <val4>
444
               diA
                            | connected to signal <GND>
445
               doA
                             | connected to internal node
446
447
      Unit <parking_meter> synthesized (advanced).
448
449
      ______
      Advanced HDL Synthesis Report
450
451
452
      Macro Statistics
      # RAMs
                                                         : 5
453
      16x7-bit single-port distributed Read Only RAM
454
                                                         : 4
455
      4x4-bit single-port distributed Read Only RAM
                                                         : 1
      # Adders/Subtractors
456
                                                         : 104
      14-bit adder
457
                                                         : 42
      14-bit adder carry in
                                                         : 56
458
      14-bit addsub
459
                                                         : 1
460
      4-bit adder carry in
                                                         : 4
461
      7-bit adder
                                                         : 1
      # Counters
462
                                                         : 1
463
       2-bit up counter
                                                         : 1
464
      # Registers
                                                         : 35
       Flip-Flops
                                                         : 35
465
466
      # Comparators
                                                         : 110
467
       14-bit comparator greater
                                                         : 1
       14-bit comparator lessequal
                                                         : 72
468
469
      15-bit comparator lessequal
                                                         : 7
470
       16-bit comparator lessequal
                                                         : 7
471
       17-bit comparator lessequal
                                                         : 7
       18-bit comparator lessequal
472
                                                         : 7
473
       19-bit comparator lessequal
                                                         : 2
474
       20-bit comparator lessequal
                                                         : 2
       21-bit comparator lessequal
475
                                                         : 2
       22-bit comparator lessequal
476
                                                         : 1
477
       23-bit comparator lessequal
                                                         : 1
478
       24-bit comparator lessequal
                                                         : 1
```

436

```
479
    # Multiplexers
                                              : 1287
480
     1-bit 2-to-1 multiplexer
                                              : 1248
                                              : 31
481
     14-bit 2-to-1 multiplexer
     2-bit 2-to-1 multiplexer
482
                                              : 1
     4-bit 2-to-1 multiplexer
483
                                              : 4
     7-bit 2-to-1 multiplexer
484
                                              : 2
485
     7-bit 4-to-1 multiplexer
                                              : 1
486
487
    ______
488
489
    ______
490
                        Low Level Synthesis
491
    ______
492
493
    Optimizing unit <parking_meter> ...
494
    Mapping all equations...
495
496
    Building and optimizing final netlist ...
497
    Found area constraint ratio of 100 (+ 5) on block parking_meter, actual ratio is 6.
    FlipFlop time_counter_10 has been replicated 4 time(s)
498
    FlipFlop time_counter_11 has been replicated 3 time(s)
499
    FlipFlop time_counter_12 has been replicated 3 time(s)
500
    FlipFlop time_counter_13 has been replicated 3 time(s)
501
    FlipFlop time_counter_6 has been replicated 2 time(s)
502
    FlipFlop time_counter_7 has been replicated 2 time(s)
503
    FlipFlop time_counter_8 has been replicated 5 time(s)
504
    FlipFlop time_counter_9 has been replicated 4 time(s)
505
506
    Final Macro Processing ...
507
508
509
    ______
510
    Final Register Report
511
    Macro Statistics
512
513
    # Registers
                                              : 63
514
     Flip-Flops
                                              : 63
515
516
    ______
517
518
    ______
519
                         Partition Report
    ______
520
521
522
    Partition Implementation Status
523
524
525
      No Partitions were found in this design.
526
```

```
527
528
529
     ______
530
                              Design Summary
531
     ______
532
533
     Top Level Output File Name : parking_meter.ngc
534
535
     Primitive and Black Box Usage:
     _____
536
     # BELS
537
                                   : 842
538
           GND
                                   : 1
539
           INV
                                   : 2
540
     #
           LUT1
                                   : 1
                                   : 20
541
           LUT2
542
           LUT3
                                   : 35
543
           LUT4
                                   : 42
544
           LUT5
                                   : 162
545
           LUT6
                                   : 413
546
           MUXCY
                                   : 68
           MUXF7
547
                                   : 23
           VCC
548
                                   : 1
           XORCY
                                   : 74
549
     # FlipFlops/Latches
550
                                   : 63
551
           FD
                                   : 6
552
           FDE
                                   : 8
           FDR
                                   : 9
553
554
           FDRE
                                   : 40
555
     # Clock Buffers
                                   : 1
556
           BUFGP
                                   : 1
557
     # IO Buffers
                                   : 34
           IBUF
                                   : 7
558
           OBUF
                                   : 27
559
560
561
     Device utilization summary:
562
563
     Selected Device : 6slx16csg324-3
564
565
566
567
     Slice Logic Utilization:
568
      Number of Slice Registers:
                                     63 out of 18224
                                                           0%
      Number of Slice LUTs:
                                                           7%
569
                                       675 out of
                                                  9112
570
         Number used as Logic:
                                       675 out of 9112
                                                           7%
571
     Slice Logic Distribution:
572
      Number of LUT Flip Flop pairs used:
573
                                        708
574
        Number with an unused Flip Flop:
                                       645 out of
                                                    708
                                                          91%
```

```
575
       Number with an unused LUT:
                                     33 out of
                                                708
                                                       4%
576
       Number of fully used LUT-FF pairs:
                                     30 out of
                                                708
                                                       4%
       Number of unique control sets:
                                      5
577
578
579
     IO Utilization:
580
     Number of IOs:
                                     35
     Number of bonded IOBs:
581
                                     35 out of
                                                232
                                                      15%
582
     Specific Feature Utilization:
583
     Number of BUFG/BUFGCTRLs:
584
                                     1 out of
                                                       6%
                                                 16
585
586
587
     Partition Resource Summary:
     _____
588
589
590
      No Partitions were found in this design.
591
592
593
594
     ______
595
596
     Timing Report
597
     NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
598
599
          FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
         GENERATED AFTER PLACE-and-ROUTE.
600
601
602
     Clock Information:
     _____
603
     -----+
604
605
     Clock Signal
                                | Clock buffer(FF name) | Load |
     -----+
606
                                 | BUFGP
607
     clk
                                                   | 63 |
     -----+----+
608
609
610
     Asynchronous Control Signals Information:
     _____
611
612
     No asynchronous control signals found in this design
613
614
     Timing Summary:
615
     Speed Grade: -3
616
617
618
       Minimum period: 17.318ns (Maximum Frequency: 57.745MHz)
619
       Minimum input arrival time before clock: 6.654ns
       Maximum output required time after clock: 17.876ns
620
621
       Maximum combinational path delay: No path found
622
```

```
623
      Timing Details:
624
625
      All values displayed in nanoseconds (ns)
626
627
      ______
628
      Timing constraint: Default period analysis for Clock 'clk'
629
        Clock period: 17.318ns (frequency: 57.745MHz)
630
        Total number of paths / destination ports: 275345894 / 111
631
632
                          17.318ns (Levels of Logic = 16)
      Delay:
633
        Source:
                          time_counter_13_1 (FF)
                          led_seg_3 (FF)
634
        Destination:
635
        Source Clock:
                          clk rising
        Destination Clock: clk rising
636
637
        Data Path: time_counter_13_1 to led_seg_3
638
                                    Gate
639
                                             Net
640
         Cell:in->out
                          fanout
                                   Delay
                                          Delay Logical Name (Net Name)
641
                                   0.447
642
          FDRE:C->Q
                              10
                                         1.104 time_counter_13_1 (time_counter_13_1)
643
          LUT5:I1->0
                               2
                                   0.203
                                           0.845
       time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_0UT_lut<10>1
      (time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_0UT_lut<10>)
                                   0.205 0.987
644
           LUT6:I3->0
                              11
       time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_479_o1211_SW1 (N301)
                               1
                                   645
      (N326)
                                   0.205 0.961
646
           LUT6:I5->0
                              10
       time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o1141
      (time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o114)
647
                               5
                                   0.203
                                         1.059 time_counter[13]_PWR_1_o_div_47_0UT<4>1_1
      (time_counter[13]_PWR_1_o_div_47_0UT<4>1)
                              18
                                   0.203
648
           LUT6:I1->0
                                         1.050
       time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o11
      (time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o)
649
           LUT6:I5->0
                                   0.205
                                           0.982
       time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_0UT_Madd_cy<4>11
      (time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_OUT_Madd_cy<4>)
650
           LUT6:I5->0
                              11
                                   0.205
                                           0.883
       time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o1
      (time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o)
                               2
                                   0.205 0.721
651
           LUT3:I2->0
       time_counter[13]_PWR_1_o_mod_48/Mmux_a[9]_a[13]_MUX_292_o11
      (time_counter[13]_PWR_1_o_mod_48/a[9]_a[13]_MUX_292_o)
                                   0.203
                                         0.580
652
                               1
       time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13_SW1 (N684)
```

```
LUT6:I5->0
653
                             8
                                 0.205
                                        0.803
      time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13
      (time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o)
654
          LUT6:I5->0
                             1
                                 0.205
                                        0.580
      (time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_29_OUT_Madd_Madd_cy<2>)
655
          LUT6:I5->0
                             10
                                 0.205 1.104 time_counter[13]_PWR_1_o_mod_48/Mmux_o41
      (val2_3_0BUF)
656
          LUT5:I1->0
                                 0.203 0.580
                             1
      Mmux_sen_num[1]_ones[3]_wide_mux_64_0UT41_SW2_SW0 (N559)
657
          LUT6: I5->0
                             1
                                 (N484)
658
          LUT6:I4->0
                                 (sen_num[1]_ones[3]_wide_mux_64_0UT<3>)
659
          FDE:D
                                 0.102
                                              led_seg_3
660
661
         Total
                                17.318ns (3.815ns logic, 13.503ns route)
                                        (22.0% logic, 78.0% route)
662
663
664
665
     Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
       Total number of paths / destination ports: 9836 / 136
666
667
668
     Offset:
                        6.654ns (Levels of Logic = 10)
669
       Source:
                        rst1 (PAD)
670
       Destination:
                        time_counter_13 (FF)
       Destination Clock: clk rising
671
672
673
       Data Path: rst1 to time_counter_13
674
                                  Gate
                                          Net
675
         Cell:in->out
                        fanout
                                 Delay Delay Logical Name (Net Name)
676
677
          IBUF:I->0
                             34
                                 1.222    1.685    rst1_IBUF (rst1_IBUF)
678
          LUT6:I0->0
                             34
                                 0.203 1.665 key_en1 (key_en)
          LUT5:I0->0
                                 0.203 0.944
679
                             1
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_A261
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_A<8>)
                             1
                                 0.203
680
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_lut<8>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_lut<8>)
681
                                 0.172 0.000
          MUXCY:S->0
                             1
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<8>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_0UT_rs_cy<8>)
682
          MUXCY:CI->0
                              1
                                 0.019
                                       0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<9>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<9>)
```

```
MUXCY:CI->0 1
683
                                  0.019 0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_0UT_rs_cy<10>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<10>)
684
          MUXCY:CI->O
                             1
                                  0.019
       Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<11>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<11>)
                              0 0.019 0.000
685
          MUXCY:CI->0
       Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<12>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<12>)
          XORCY:CI->0
                                  0.180 0.000
686
                              4
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_xor<13>
      (time_counter[13]_time_counter[13]_mux_34_OUT<13>)
687
                                  0.102
                                                time_counter_13
688
         Total
                                  6.654ns (2.361ns logic, 4.293ns route)
689
                                          (35.5% logic, 64.5% route)
690
691
      ______
692
      Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
693
       Total number of paths / destination ports: 34688527 / 27
694
695
      Offset:
                         17.876ns (Levels of Logic = 14)
696
697
       Source:
                         time_counter_13_1 (FF)
698
       Destination:
                         val2<2> (PAD)
       Source Clock:
699
                         clk rising
700
       Data Path: time_counter_13_1 to val2<2>
701
702
                                   Gate
                                            Net
703
         Cell:in->out
                         fanout
                                  Delay
                                          Delay Logical Name (Net Name)
704
705
          FDRE:C->Q
                             10
                                  706
          LUT5:I1->0
                              2
                                  0.203 0.845
       time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_0UT_lut<10>1
      (time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_0UT_lut<10>)
                                  0.205 0.987
707
                             11
       time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_479_o1211_SW1 (N301)
                             1 0.203 0.580 time_counter[13]_PWR_1_o_div_47_OUT<5>1_SW4
708
          LUT6:I4->0
      (N326)
709
          LUT6:I5->0
                              10
                                  0.205 0.961
      time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o1141
      (time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o114)
710
          LUT6:I4->0
                              5 0.203 1.059 time_counter[13]_PWR_1_o_div_47_0UT<4>1_1
      (time_counter[13]_PWR_1_o_div_47_0UT<4>1)
711
          LUT6:I1->0
                              18
                                  0.203 1.050
      time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o11
      (time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o)
```

```
712 LUT6:I5->0 15
                                0.205 0.982
      \label{local_counter_lambda_def}  \texttt{time\_counter} [\ 13\ ] \_ PWR\_1\_o\_mod\_48/Madd\_a[\ 13\ ] \_ GND\_2\_o\_add\_25\_OUT\_Madd\_cy<4>11
     (time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_OUT_Madd_cy<4>)
         LUT6:I5->0
713
                           11
                                0.205 0.883
      time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o1
     (time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o)
         LUT3:I2->0
714
                           2 0.205 0.721
      time_counter[13]_PWR_1_o_mod_48/Mmux_a[9]_a[13]_MUX_292_o11
     (time_counter[13]_PWR_1_o_mod_48/a[9]_a[13]_MUX_292_o)
         LUT6:I4->0
                           1
                                0.203 0.580
715
      time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13_SW1 (N684)
                                0.205 0.803
716
         LUT6:I5->0
                            8
      time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13
     (time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o)
717
          LUT6:I5->0
                                0.205 0.878
      time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_29_OUT_Madd_Madd_cy<2>11_SW0 (N282)
                           7 0.203 0.773 time_counter[13]_PWR_1_o_mod_48/Mmux_o31
718
     (val2_2_0BUF)
                                2.571
719
         OBUF:I->O
                                            val2_2_0BUF (val2<2>)
720
721
        Total
                              17.876ns (5.671ns logic, 12.205ns route)
722
                                       (31.7% logic, 68.3% route)
723
724
     ______
725
726
     Cross Clock Domains Report:
727
728
729
     Clock to Setup on destination clock clk
730
     -----+
731
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
     Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
732
     -----+
733
                 | 17.318|
734
                                  -----+
735
736
737
     ______
738
739
     Total REAL time to Xst completion: 21.00 secs
740
     Total CPU time to Xst completion: 19.62 secs
741
742
743
     -->
744
745
746
     Total memory usage is 490712 kilobytes
747
748
     Number of errors : 0 ( 0 filtered)
```

```
Number of warnings : 7 ( 0 filtered)

Number of infos : 6 ( 0 filtered)

751

752
```

And from the design summary report, I could see the Macro Statistics section about the number of differnt logic gate in my design. And I can check how my program performs through the report.

Conclusion

The project is similar to project3 but the logic of the implementation is easier.

In this project, I designed and implemented the parking meter, Final State Machine according to the behavior in the project manuscript. To correctly implement this, I first draw the FSM diagram to help me to have the clear idea that what output should be in each state and how to transit to a different state.

No major difficulties meet as long as you attend the lecture and understand how the outputs represent the seven-segment display and how to check if the display at correct frequency.

References

- http://web.engr.oregonstate.edu/~traylor/ece474/beamer_lectures/modules.pdf
- https://www.electronics-tutorials.ws/blog/7-segment-display-tutorial.html