

Lab4 - Parking Meter

Introduction and Requirement

In this lab, similar to project3, the goal is to design a finite state machine (FSM) in Verilog HDL that matches the specified behavior. We need to figure out what states should we have and how the machine transitions from one state to another. The significance of this lab is to learn how to apply FSM design to the real problems in life. For this assignment, we are required to design a parking meter, which simulates coins being added and displays the appropriate time remaining.


Inputs & Outputs

The inputs to the system have been listed in the table below:

Inputs	Function
add1	Add 60 seconds
add2	Add 120 seconds
add3	Add 180 seconds
add4	Add 300 seconds
rst1	Reset time to 16 seconds
rst2	Reset time to 150 seconds
clk	Frequency of 100 Hz
rst	Resets to the initial state


The output is modeled as 4 seven segment LED displays which display the time remaining before the meter expires in seconds.

A **seven-segment display** is a form of electronic **display** device for **displaying** decimal numerals that is an alternative to the more complex dot matrix **displays**. **Seven-segment displays** are widely used in digital clocks, electronic meters, basic calculators, and other electronic devices that **display** numerical information. —From Wiki



In this lab, each of the segments could be divided into one bit signals `a1` , `a2` , `a3` , `a4` by the adnodes, the design need to output these signal properly.


In this lab, we need to implement a 4-digit seven segment display as below:



The output ports (`var1` , `var2` , `var3` , `var4`) are 4-bit vectors that represent the actual digit in binary coded decimal corresponding to each of the segments.

And the output module need to consists of a 7-bit vector `leg_seg` , which displays the actual value fed to the 4 segments corresponding to the digits being displayed. The order of the mapping is from CA to CG with CA (as below image) being the MSB. The actual bits (from LSB to MSB) of `leg_seg` is actually map to A-F as below image. (0-> bright, 1-> dark)

Screen shot from Lecture in week 9:




A scanning display controller circuit can be used to show a four-digit number on this display. This circuit drives the anode signals and corresponding cathode patterns of each digit in a repeating, continuous succession, at an update rate that is faster than the human eye can detect. Each digit is illuminated just one-quarter of the time, but because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears

Design Description (FSM diagram)

Before start writing the code, the first step is to draw the FSM diagram to help us to organize the idea to design the module. Basically, I am following the instructions in the spec. The **IDLE** state is the initial state in the machine, all the other state will return to **IDLE** when the input **reset** =1, and all item counters and outputs are set to 0 in **IDLE** state.

State Diagram:



Details and explanations for the states in the diagram as below:

Note that if **rst1** input goes high, the display get reset to 16 secs (timer_counter \Rightarrow 16) and start counting down 1 at 1 Hz. **rst2** is similar, but it is reset to 150 secs. The state will move to **greater_180** when these two inputs are high.

1. **IDLE** (Initial State) [2'b00]

- Timer counter = 0
- Flash 0000 with period 1 sec. i.e., Display flashed at 1Hz.
- Duty cycle 50% with period 1 sec (i.e., on for 0.5 sec and off for 0.5 sec)

2. **low_180_s** [2'b01] : state when less than 180 seconds are remaining.

- Timer counter < 180 secs
- Display flash with a period of 2 secs and 50% duty cycle (i.e. on for 1 sec and off for 1 sec.)
- The timer counter counts down 1 at 1 Hz. (decrement by 1 at 1 sec)
- Blink out odd values, only show up even values.

3. **greater_180** [2'b10]

- When **rst1** or **rst2** goes high, transist to this state from others.
- Timer counter ≥ 180 secs
- The timer counter counts down 1 at 1 Hz. (decrement by 1 at 1 sec)

- Max value for timer_counter is 9999. Any attempt to increment beyond 9999, should result in the counter latching to 9999 and counting down there.

According to these three states and the timer counter, the different cases of making change on the value of the remaining time are hold.


For the coding, I didn't use the given example template, I only use one always block. I put the updates of the current_state, next_state, and output values, all the logic operation in this block.

Simulation Documentation

To test the correctness of my code, check if the state transit properly, I created the test bench file and some test cases inside. The below screenshot of the waveforms are basically showing if the variables hold the correct values when they are in the specific states, and the relation between states. And in the specific condition (e.g., edge case 9999 secs), whether the program outputs properly or not. And I assigned an 1-bit signal variable `seg_disp_en` which represent the nixie tube is on/off, it helps me to check if the display flash at the required frequency.

1. INITIAL STATE

First, check the initial state, IDLE. Through the waveform below, when `rst` goes high, we can see that outputs from `val1` to `val4` all holds the value 0 when the state is in IDLE [2b'00]. And the remaining time is 0 (timer_counter = 0).



Then check if the display flash with period 1 sec and duty cycle 50%.

According to below waveform, nixel tube signal `seg_disp_en` is low (dark) for 0.5 sec and high (bright) for 0.5 sec. The result is as expected.

And the image also indicates that the value of `var1` to `val4` change when the state moves to another state from IDLE, and the value of `timer_counter` is also changed. This is also as expected.




2. Display even values but blank out odd values when timer < 180 sec

The test case is to check the given required implementation in the spec. i.e., the logic in `low_180_s` state.

According the above image, when the `timer_counter` reaches 180 and start counting down, the state moves from `greater_180` [2b'10] to `low_180_s` [2b'01]. When the timer is at 179 and 177, all the one bit signals `a1` , `a2` , `a3` , `a4` are set to 1 (means dark), and the signal `seg_disp_en` which represents nixie tube goes low means it is dark.

When the `timer_counter` is at 180, 178 or 176, the signals `a1` , `a2` , `a3` , `a4` works as usual. And the the signal `seg_disp_en` which represents nixie tube goes high means it is bright.

The result is as expected.




3. Flash at 0.5 Hz when timer < 180 sec

This test case is to test if the display would flash with a period of 2 secs and 50% duty cycle. (on for 1 sec and off for 1 sec).

As below image shown, when **rst2** goes high, the **timer_counter** is reset to 150 secs, which is smaller than 180. The the nixel tube signal **seg_disp_en** goes high (bright) for 1 sec, then it goes (dark) for 1 sec, and then goes high for 1 sec again and so on.


The result is as expected.



4. **rst1** and **rst2** goes high



This testcase is to check if the remaining time reset properly when rst1 and rst2 goes high and if the state moves the correspond state.

First check rst2. According the waveforms, when **rst2** goes high, the value **timer_counter** is reset to $[8b'10010110] = 150$, an the state is moved from **IDLE** to **low_180_s** as the reaming time changed, which is correct.



Then check **rst1**. According the below waveforms, when **rst1** goes high, the value **timer_counter** is reset to $[5b'10000] = 16$. And **timer_counter** start count down at 1hz.

The result is as expected.



5. Test buttons of add


The initial value of the timer is 16, the test case is to test if the value of the timer could add the time correctly when press the different add button.

According to the below image, we could see when the timer value is 6,

- First, **add1** goes high, the timer adds 60 secs, the value is changed to 66.
- Then **add2** goes high, the timer adds 120 secs, the value is changed to 186.
- Then **add3** goes high, the timer adds 180 secs, the value is changed to 36.
- Then **add4** goes high, the timer adds 300 secs, the value is changed to 666.


The display adds to the corresponding time when add button is pressed, and then starts counting down.

The result is as expected, the add buttons work.



6. Max Value 9999

The purpose of this test is to ensure that the amount of time remaining, stored in time_counter, cannot exceed 14'd9999, and any attempts to increase it beyond that value will result in it latching to 14'd9999. This was achieved by keeping add4 high for a long period, thus ensuring that the time remaining reached 14'd9999, and then attempt to add more time in the timer.




According to the above waveform, when the value of the timer has reached 9999, even if the add4 is still high, the value of timer is latching to 9999. Then when add4 reset to 0, the timer count down from 9999.


The result is as expected.

Schematics

The below image is the RTL generated from ISE. It indicate the I/O design of the module I designed.



Through the image, we know the I/O of the module `parking_meter` in my design is match with the input and output module required in this lab.



Briefly, we could see some vertically long rectangles with inputs, which represent the blocks taking in all bits of important large registers (e.g. `timer_counter`). This is important control block to control other different functions of the module.

Design Summary

Design Summary Report

parking_meter Project Status (06/06/2021 - 14:15:42)			
Project File:	Project4.xise	Parser Errors:	No Errors
Module Name:	parking_meter	Implementation State:	Placed and Routed
Target Device:	xc6slx16-3csg324	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	7 Warnings (0 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary					[i]
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	63	18,224	1%		
Number used as Flip Flops	63				
Number used as Latches	0				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	667	9,112	7%		
Number used as logic	663	9,112	7%		
Number using O6 output only	622				
Number using O5 output only	1				
Number using O5 and O6	40				
Number used as ROM	0				

Implementation (Map) Report

```
1  Release 14.7 Map P.20131013 (lin64)
2  Xilinx Mapping Report File for Design 'parking_meter'
3
4  Design Information
5  -----
6  Command Line : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
7  high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
8  -pr off -lc off -power off -o parking_meter_map.ncd parking_meter.ngd
9  parking_meter.pcf
10 Target Device : xc6slx16
11 Target Package : csg324
12 Target Speed : -3
13 Mapper Version : spartan6 -- $Revision: 1.55 $
14 Mapped Date : Sun Jun 6 14:15:09 2021
15
16 Design Summary
17 -----
18 Number of errors: 0
19 Number of warnings: 0
20 Slice Logic Utilization:
21   Number of Slice Registers: 63 out of 18,224 1%
```

22	Number used as Flip Flops:	63		
23	Number used as Latches:	0		
24	Number used as Latch-thrus:	0		
25	Number used as AND/OR logics:	0		
26	Number of Slice LUTs:	667 out of	9,112	7%
27	Number used as logic:	663 out of	9,112	7%
28	Number using 06 output only:	622		
29	Number using 05 output only:	1		
30	Number using 05 and 06:	40		
31	Number used as ROM:	0		
32	Number used as Memory:	0 out of	2,176	0%
33	Number used exclusively as route-thrus:	4		
34	Number with same-slice register load:	3		
35	Number with same-slice carry load:	1		
36	Number with other load:	0		

37

38 Slice Logic Distribution:

39	Number of occupied Slices:	222 out of	2,278	9%
40	Number of MUXCYs used:	76 out of	4,556	1%
41	Number of LUT Flip Flop pairs used:	678		
42	Number with an unused Flip Flop:	623 out of	678	91%
43	Number with an unused LUT:	11 out of	678	1%
44	Number of fully used LUT-FF pairs:	44 out of	678	6%
45	Number of unique control sets:	5		
46	Number of slice register sites lost			
47	to control set restrictions:	17 out of	18,224	1%

48

49 A LUT Flip Flop pair for this architecture represents one LUT paired with
 50 one Flip Flop within a slice. A control set is a unique combination of
 51 clock, reset, set, and enable signals for a registered element.
 52 The Slice Logic Distribution report is not meaningful if the design is
 53 over-mapped for a non-slice resource or if Placement fails.

54

55 IO Utilization:

56	Number of bonded IOBs:	35 out of	232	15%
----	------------------------	-----------	-----	-----

57

58 Specific Feature Utilization:

59	Number of RAMB16BWERs:	0 out of	32	0%
60	Number of RAMB8BWERs:	0 out of	64	0%
61	Number of BUFI02/BUFI02_2CLKs:	0 out of	32	0%
62	Number of BUFI02FB/BUFI02FB_2CLKs:	0 out of	32	0%
63	Number of BUFG/BUFGMUXs:	1 out of	16	6%
64	Number used as BUFGs:	1		
65	Number used as BUFGMUX:	0		
66	Number of DCM/DCM_CLKGENs:	0 out of	4	0%
67	Number of ILOGIC2/ISERDES2s:	0 out of	248	0%
68	Number of IODELAY2/IODRP2/IODRP2_MCBs:	0 out of	248	0%
69	Number of OLOGIC2/OSERDES2s:	0 out of	248	0%

```

70      Number of BSCANs:                0 out of      4    0%
71      Number of BUFHs:                 0 out of    128    0%
72      Number of BUFPLLs:               0 out of      8    0%
73      Number of BUFPLL_MCBs:           0 out of      4    0%
74      Number of DSP48A1s:              0 out of     32    0%
75      Number of ICAPs:                 0 out of      1    0%
76      Number of MCBs:                 0 out of      2    0%
77      Number of PCILOGICSEs:           0 out of      2    0%
78      Number of PLL_ADVs:              0 out of      2    0%
79      Number of PMVs:                 0 out of      1    0%
80      Number of STARTUPs:              0 out of      1    0%
81      Number of SUSPEND_SYNCs:         0 out of      1    0%
82
83      Average Fanout of Non-Clock Nets:  5.06
84
85      Peak Memory Usage:  771 MB
86      Total REAL time to MAP completion:  15 secs
87      Total CPU time to MAP completion:   14 secs
88
89      Table of Contents
90      -----
91      Section 1 - Errors
92      Section 2 - Warnings
93      Section 3 - Informational
94      Section 4 - Removed Logic Summary
95      Section 5 - Removed Logic
96      Section 6 - IOB Properties
97      Section 7 - RPMs
98      Section 8 - Guide Report
99      Section 9 - Area Group and Partition Summary
100     Section 10 - Timing Report
101     Section 11 - Configuration String Information
102     Section 12 - Control Set Information
103     Section 13 - Utilization by Hierarchy
104
105     Section 1 - Errors
106     -----
107
108     Section 2 - Warnings
109     -----
110
111     Section 3 - Informational
112     -----
113     INFO:MapLib:562 - No environment variables are currently set.
114     INFO:LIT:244 - All of the single ended outputs in this design are using slew
115         rate limited output drivers. The delay on speed critical single ended outputs
116         can be dramatically reduced by designating them as fast outputs.
117     INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:

```


154	add4			IOB		INPUT	LVCMOS25	
155	clk			IOB		INPUT	LVCMOS25	
156	led_seg<0>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
157	led_seg<1>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
158	led_seg<2>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
159	led_seg<3>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
160	led_seg<4>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
161	led_seg<5>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
162	led_seg<6>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
163	rst			IOB		INPUT	LVCMOS25	
164	rst1			IOB		INPUT	LVCMOS25	
165	rst2			IOB		INPUT	LVCMOS25	
166	val1<0>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
167	val1<1>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
168	val1<2>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
169	val1<3>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
170	val2<0>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
171	val2<1>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
172	val2<2>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
173	val2<3>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
174	val3<0>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
175	val3<1>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
176	val3<2>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
177	val3<3>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						

```

178 | val4<0> | IOB | OUTPUT | LVCMOS25 |
    | 12 | SLOW | | |
179 | val4<1> | IOB | OUTPUT | LVCMOS25 |
    | 12 | SLOW | | |
180 | val4<2> | IOB | OUTPUT | LVCMOS25 |
    | 12 | SLOW | | |
181 | val4<3> | IOB | OUTPUT | LVCMOS25 |
    | 12 | SLOW | | |
182 +-----+
    -----+

183
184 Section 7 - RPMs
185 -----
186
187 Section 8 - Guide Report
188 -----
189 Guide not run on this design.
190
191 Section 9 - Area Group and Partition Summary
192 -----
193
194 Partition Implementation Status
195 -----
196
197 No Partitions were found in this design.
198
199 -----
200
201 Area Group Information
202 -----
203
204 No area groups were found in this design.
205
206 -----
207
208 Section 10 - Timing Report
209 -----
210 A logic-level (pre-route) timing report can be generated by using Xilinx static
211 timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
212 mapped NCD and PCF files. Please note that this timing report will be generated
213 using estimated delay information. For accurate numbers, please generate a
214 timing report with the post Place and Route NCD file.
215
216 For more information about the Timing Analyzer, consult the Xilinx Timing
217 Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
218 Command Line Tools User Guide "TRACE" chapter.
219
220 Section 11 - Configuration String Details

```



```

221 -----
222 Use the "-detail" map option to print out Configuration Strings
223
224 Section 12 - Control Set Information
225 -----
226 Use the "-detail" map option to print out Control Set Information.
227
228 Section 13 - Utilization by Hierarchy
229 -----
230 Use the "-detail" map option to print out the Utilization by Hierarchy section.
231

```

Synthese Report

```

1  Release 14.7 - xst P.20131013 (lin64)
2  Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
3  -->
4  Parameter TMPDIR set to xst/projnav.tmp
5
6
7  Total REAL time to Xst completion: 0.00 secs
8  Total CPU time to Xst completion: 0.04 secs
9
10 -->
11 Parameter xsthdmdir set to xst
12
13
14 Total REAL time to Xst completion: 0.00 secs
15 Total CPU time to Xst completion: 0.04 secs
16
17 -->
18 Reading design: parking_meter.prj
19
20 TABLE OF CONTENTS
21 1) Synthesis Options Summary
22 2) HDL Parsing
23 3) HDL Elaboration
24 4) HDL Synthesis
25 4.1) HDL Synthesis Report
26 5) Advanced HDL Synthesis
27 5.1) Advanced HDL Synthesis Report
28 6) Low Level Synthesis
29 7) Partition Report
30 8) Design Summary
31 8.1) Primitive and Black Box Usage
32 8.2) Device utilization summary
33 8.3) Partition Resource Summary
34 8.4) Timing Report

```

```

35         8.4.1) Clock Information
36         8.4.2) Asynchronous Control Signals Information
37         8.4.3) Timing Summary
38         8.4.4) Timing Details
39         8.4.5) Cross Clock Domains Report
40
41
42 =====
43 *                      Synthesis Options Summary                      *
44 =====
45 ---- Source Parameters
46 Input File Name          : "parking_meter.prj"
47 Ignore Synthesis Constraint File : NO
48
49 ---- Target Parameters
50 Output File Name         : "parking_meter"
51 Output Format             : NGC
52 Target Device            : xc6slx16-3-csg324
53
54 ---- Source Options
55 Top Module Name          : parking_meter
56 Automatic FSM Extraction : YES
57 FSM Encoding Algorithm   : Auto
58 Safe Implementation     : No
59 FSM Style                : LUT
60 RAM Extraction           : Yes
61 RAM Style                : Auto
62 ROM Extraction           : Yes
63 Shift Register Extraction : YES
64 ROM Style                : Auto
65 Resource Sharing         : YES
66 Asynchronous To Synchronous : NO
67 Shift Register Minimum Size : 2
68 Use DSP Block            : Auto
69 Automatic Register Balancing : No
70
71 ---- Target Options
72 LUT Combining            : Auto
73 Reduce Control Sets     : Auto
74 Add IO Buffers           : YES
75 Global Maximum Fanout    : 100000
76 Add Generic Clock Buffer(BUFG) : 16
77 Register Duplication     : YES
78 Optimize Instantiated Primitives : NO
79 Use Clock Enable         : Auto
80 Use Synchronous Set      : Auto
81 Use Synchronous Reset    : Auto
82 Pack IO Registers into IOBs : Auto

```

```

83  Equivalent register Removal      : YES
84
85  ---- General Options
86  Optimization Goal                : Speed
87  Optimization Effort              : 1
88  Power Reduction                  : NO
89  Keep Hierarchy                   : No
90  Netlist Hierarchy                : As_Optimized
91  RTL Output                       : Yes
92  Global Optimization              : AllClockNets
93  Read Cores                       : YES
94  Write Timing Constraints          : NO
95  Cross Clock Analysis             : NO
96  Hierarchy Separator             : /
97  Bus Delimiter                    : <>
98  Case Specifier                   : Maintain
99  Slice Utilization Ratio          : 100
100 BRAM Utilization Ratio           : 100
101 DSP48 Utilization Ratio          : 100
102 Auto BRAM Packing                : NO
103 Slice Utilization Ratio Delta    : 5
104
105  =====
106
107
108  =====
109  *                               HDL Parsing                               *
110  =====
111  Analyzing Verilog file "/home/ise/152A/Project4/parking_meter.v" into library work
112  Parsing module <parking_meter>.
113
114  =====
115  *                               HDL Elaboration                           *
116  =====
117
118  Elaborating module <parking_meter>.
119  WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 89: Result of 15-
120  bit expression is truncated to fit in 14-bit target.
121  WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 96: Result of 15-
122  bit expression is truncated to fit in 14-bit target.
123  WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 103: Result of 15-
124  bit expression is truncated to fit in 14-bit target.
125  WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 110: Result of 15-
126  bit expression is truncated to fit in 14-bit target.
127  WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 121: Result of 32-
128  bit expression is truncated to fit in 14-bit target.
129  WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 126: Result of 8-
130  bit expression is truncated to fit in 7-bit target.

```

```

125 WARNING:HDLCompiler:413 - "/home/ise/152A/Project4/parking_meter.v" Line 178: Result of 3-
    bit expression is truncated to fit in 2-bit target.
126
127 =====
128 *                               HDL Synthesis                               *
129 =====
130
131 Synthesizing Unit <parking_meter>.
132     Related source file is "/home/ise/152A/Project4/parking_meter.v".
133         idle = 2'b00
134         low_180_s = 2'b01
135         grater_180 = 2'b10
136     Found 14-bit register for signal <time_counter>.
137     Found 7-bit register for signal <time_1s>.
138     Found 1-bit register for signal <seg_disp_en>.
139     Found 2-bit register for signal <sen_num>.
140     Found 4-bit register for signal <an>.
141     Found 7-bit register for signal <led_seg>.
142     Found 2-bit register for signal <state>.
143     Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_9_OUT> created at line 89.
144     Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_12_OUT> created at line 96.
145     Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_15_OUT> created at line 103.
146     Found 14-bit adder for signal <time_counter[13]_GND_1_o_add_18_OUT> created at line 110.
147     Found 7-bit adder for signal <time_1s[6]_GND_1_o_add_30_OUT> created at line 126.
148     Found 2-bit adder for signal <sen_num[1]_GND_1_o_add_58_OUT> created at line 178.
149     Found 14-bit subtractor for signal <GND_1_o_GND_1_o_sub_29_OUT<13:0>> created at line
121.
150     Found 16x7-bit Read Only RAM for signal <thousands[3]_GND_1_o_wide_mux_59_OUT>
151     Found 16x7-bit Read Only RAM for signal <hundreds[3]_GND_1_o_wide_mux_60_OUT>
152     Found 16x7-bit Read Only RAM for signal <tens[3]_GND_1_o_wide_mux_61_OUT>
153     Found 16x7-bit Read Only RAM for signal <ones[3]_GND_1_o_wide_mux_62_OUT>
154     Found 4x4-bit Read Only RAM for signal <sen_num[1]_PWR_1_o_wide_mux_63_OUT>
155     Found 7-bit 4-to-1 multiplexer for signal <sen_num[1]_ones[3]_wide_mux_64_OUT> created
    at line 181.
156     Found 14-bit comparator greater for signal <time_counter[13]_GND_1_o_LessThan_3_o>
    created at line 64
157     Found 14-bit comparator lessequal for signal <n0011> created at line 88
158     Found 14-bit comparator lessequal for signal <n0015> created at line 95
159     Found 14-bit comparator lessequal for signal <n0019> created at line 102
160     Found 14-bit comparator lessequal for signal <n0023> created at line 109
161     Summary:
162     inferred    5 RAM(s).
163     inferred    3 Adder/Subtractor(s).
164     inferred   37 D-type flip-flop(s).
165     inferred    5 Comparator(s).
166     inferred   28 Multiplexer(s).
167     Unit <parking_meter> synthesized.
168

```

```
169 Synthesizing Unit <mod_14u_4u>.
170     Related source file is "".
171     Found 18-bit adder for signal <n0565> created at line 0.
172     Found 18-bit adder for signal <GND_2_o_b[3]_add_1_OUT> created at line 0.
173     Found 17-bit adder for signal <n0569> created at line 0.
174     Found 17-bit adder for signal <GND_2_o_b[3]_add_3_OUT> created at line 0.
175     Found 16-bit adder for signal <n0573> created at line 0.
176     Found 16-bit adder for signal <GND_2_o_b[3]_add_5_OUT> created at line 0.
177     Found 15-bit adder for signal <n0577> created at line 0.
178     Found 15-bit adder for signal <GND_2_o_b[3]_add_7_OUT> created at line 0.
179     Found 14-bit adder for signal <n0581> created at line 0.
180     Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
181     Found 14-bit adder for signal <n0585> created at line 0.
182     Found 14-bit adder for signal <a[13]_GND_2_o_add_11_OUT> created at line 0.
183     Found 14-bit adder for signal <n0589> created at line 0.
184     Found 14-bit adder for signal <a[13]_GND_2_o_add_13_OUT> created at line 0.
185     Found 14-bit adder for signal <n0593> created at line 0.
186     Found 14-bit adder for signal <a[13]_GND_2_o_add_15_OUT> created at line 0.
187     Found 14-bit adder for signal <n0597> created at line 0.
188     Found 14-bit adder for signal <a[13]_GND_2_o_add_17_OUT> created at line 0.
189     Found 14-bit adder for signal <n0601> created at line 0.
190     Found 14-bit adder for signal <a[13]_GND_2_o_add_19_OUT> created at line 0.
191     Found 14-bit adder for signal <n0605> created at line 0.
192     Found 14-bit adder for signal <a[13]_GND_2_o_add_21_OUT> created at line 0.
193     Found 14-bit adder for signal <n0609> created at line 0.
194     Found 14-bit adder for signal <a[13]_GND_2_o_add_23_OUT> created at line 0.
195     Found 14-bit adder for signal <n0613> created at line 0.
196     Found 14-bit adder for signal <a[13]_GND_2_o_add_25_OUT> created at line 0.
197     Found 14-bit adder for signal <n0617> created at line 0.
198     Found 14-bit adder for signal <a[13]_GND_2_o_add_27_OUT> created at line 0.
199     Found 14-bit adder for signal <n0621> created at line 0.
200     Found 14-bit adder for signal <a[13]_GND_2_o_add_29_OUT> created at line 0.
201     Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
202     Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
203     Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
204     Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
205     Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
206     Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
207     Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
208     Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
209     Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
210     Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
211     Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
212     Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
213     Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
214     Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
215     Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
216     Summary:
```

```

217     inferred 30 Adder/Subtractor(s).
218     inferred 15 Comparator(s).
219     inferred 197 Multiplexer(s).
220 Unit <mod_14u_4u> synthesized.
221
222 Synthesizing Unit <div_14u_4u>.
223     Related source file is "".
224     Found 18-bit adder for signal <GND_3_o_b[3]_add_1_OUT> created at line 0.
225     Found 17-bit adder for signal <GND_3_o_b[3]_add_3_OUT> created at line 0.
226     Found 16-bit adder for signal <GND_3_o_b[3]_add_5_OUT> created at line 0.
227     Found 15-bit adder for signal <GND_3_o_b[3]_add_7_OUT> created at line 0.
228     Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
229     Found 14-bit adder for signal <a[13]_GND_3_o_add_11_OUT> created at line 0.
230     Found 14-bit adder for signal <a[13]_GND_3_o_add_13_OUT> created at line 0.
231     Found 14-bit adder for signal <a[13]_GND_3_o_add_15_OUT> created at line 0.
232     Found 14-bit adder for signal <a[13]_GND_3_o_add_17_OUT> created at line 0.
233     Found 14-bit adder for signal <a[13]_GND_3_o_add_19_OUT> created at line 0.
234     Found 14-bit adder for signal <a[13]_GND_3_o_add_21_OUT> created at line 0.
235     Found 14-bit adder for signal <a[13]_GND_3_o_add_23_OUT[13:0]> created at line 0.
236     Found 14-bit adder for signal <a[13]_GND_3_o_add_25_OUT[13:0]> created at line 0.
237     Found 14-bit adder for signal <a[13]_GND_3_o_add_27_OUT[13:0]> created at line 0.
238     Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
239     Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
240     Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
241     Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
242     Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
243     Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
244     Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
245     Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
246     Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
247     Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
248     Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
249     Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
250     Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
251     Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
252     Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
253     Summary:
254     inferred 14 Adder/Subtractor(s).
255     inferred 15 Comparator(s).
256     inferred 157 Multiplexer(s).
257 Unit <div_14u_4u> synthesized.
258
259 Synthesizing Unit <div_14u_7u>.
260     Related source file is "".
261     Found 21-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
262     Found 20-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
263     Found 19-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
264     Found 18-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.

```

```
265 Found 17-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
266 Found 16-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
267 Found 15-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
268 Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
269 Found 14-bit adder for signal <a[13]_GND_4_o_add_17_OUT> created at line 0.
270 Found 14-bit adder for signal <a[13]_GND_4_o_add_19_OUT> created at line 0.
271 Found 14-bit adder for signal <a[13]_GND_4_o_add_21_OUT> created at line 0.
272 Found 14-bit adder for signal <a[13]_GND_4_o_add_23_OUT[13:0]> created at line 0.
273 Found 14-bit adder for signal <a[13]_GND_4_o_add_25_OUT[13:0]> created at line 0.
274 Found 14-bit adder for signal <a[13]_GND_4_o_add_27_OUT[13:0]> created at line 0.
275 Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
276 Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
277 Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
278 Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
279 Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
280 Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
281 Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
282 Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
283 Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
284 Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
285 Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
286 Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
287 Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
288 Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
289 Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
290 Summary:
291 inferred 14 Adder/Subtractor(s).
292 inferred 15 Comparator(s).
293 inferred 157 Multiplexer(s).
294 Unit <div_14u_7u> synthesized.
295
296 Synthesizing Unit <div_14u_10u>.
297 Related source file is "".
298 Found 24-bit adder for signal <GND_5_o_b[9]_add_1_OUT> created at line 0.
299 Found 23-bit adder for signal <GND_5_o_b[9]_add_3_OUT> created at line 0.
300 Found 22-bit adder for signal <GND_5_o_b[9]_add_5_OUT> created at line 0.
301 Found 21-bit adder for signal <GND_5_o_b[9]_add_7_OUT> created at line 0.
302 Found 20-bit adder for signal <GND_5_o_b[9]_add_9_OUT> created at line 0.
303 Found 19-bit adder for signal <GND_5_o_b[9]_add_11_OUT> created at line 0.
304 Found 18-bit adder for signal <GND_5_o_b[9]_add_13_OUT> created at line 0.
305 Found 17-bit adder for signal <GND_5_o_b[9]_add_15_OUT> created at line 0.
306 Found 16-bit adder for signal <GND_5_o_b[9]_add_17_OUT> created at line 0.
307 Found 15-bit adder for signal <GND_5_o_b[9]_add_19_OUT> created at line 0.
308 Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
309 Found 14-bit adder for signal <a[13]_GND_5_o_add_23_OUT[13:0]> created at line 0.
310 Found 14-bit adder for signal <a[13]_GND_5_o_add_25_OUT[13:0]> created at line 0.
311 Found 14-bit adder for signal <a[13]_GND_5_o_add_27_OUT[13:0]> created at line 0.
312 Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
```

```

313 Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
314 Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
315 Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
316 Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
317 Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
318 Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
319 Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
320 Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
321 Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
322 Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
323 Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
324 Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
325 Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
326 Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
327 Summary:
328 inferred 14 Adder/Subtractor(s).
329 inferred 15 Comparator(s).
330 inferred 157 Multiplexer(s).
331 Unit <div_14u_10u> synthesized.
332
333 =====
334 HDL Synthesis Report
335
336 Macro Statistics
337 # RAMs : 5
338 16x7-bit single-port Read Only RAM : 4
339 4x4-bit single-port Read Only RAM : 1
340 # Adders/Subtractors : 165
341 14-bit adder : 109
342 14-bit addsub : 1
343 15-bit adder : 11
344 16-bit adder : 11
345 17-bit adder : 11
346 18-bit adder : 11
347 19-bit adder : 2
348 2-bit adder : 1
349 20-bit adder : 2
350 21-bit adder : 2
351 22-bit adder : 1
352 23-bit adder : 1
353 24-bit adder : 1
354 7-bit adder : 1
355 # Registers : 7
356 1-bit register : 1
357 14-bit register : 1
358 2-bit register : 2
359 4-bit register : 1
360 7-bit register : 2

```



```

361 # Comparators : 110
362 14-bit comparator greater : 1
363 14-bit comparator lessequal : 72
364 15-bit comparator lessequal : 7
365 16-bit comparator lessequal : 7
366 17-bit comparator lessequal : 7
367 18-bit comparator lessequal : 7
368 19-bit comparator lessequal : 2
369 20-bit comparator lessequal : 2
370 21-bit comparator lessequal : 2
371 22-bit comparator lessequal : 1
372 23-bit comparator lessequal : 1
373 24-bit comparator lessequal : 1
374 # Multiplexers : 1287
375 1-bit 2-to-1 multiplexer : 1248
376 14-bit 2-to-1 multiplexer : 31
377 2-bit 2-to-1 multiplexer : 1
378 4-bit 2-to-1 multiplexer : 4
379 7-bit 2-to-1 multiplexer : 2
380 7-bit 4-to-1 multiplexer : 1
381
382 =====
383 INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic
operations in this design can share the same physical resources for reduced device
utilization. For improved clock frequency you may try to disable resource sharing.
384
385 =====
386 * Advanced HDL Synthesis *
387 =====
388
389
390 Synthesizing (advanced) Unit <parking_meter>.
391 The following registers are absorbed into counter <sen_num>: 1 register on signal <sen_num>.
392 INFO:Xst:3231 - The small RAM <Mram_sen_num[1]_PWR_1_o_wide_mux_63_OUT> will be implemented
on LUTs in order to maximize performance and save block RAM resources. If you want to force
its implementation on block, use option/constraint ram_style.
393
394 | ram_type | Distributed | |
395 -----
396 | Port A | | |
397 | aspect ratio | 4-word x 4-bit | |
398 | weA | connected to signal <GND> | high |
399 | addrA | connected to signal <sen_num> | |
400 | diA | connected to signal <GND> | |
401 | doA | connected to internal node | |
402 -----

```

403 INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ones[3]_GND_1_o_wide_mux_62_OUT> will be implemented on LUTs either because you have described an asynchronous read **or** because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, **for** optimized device usage **and** improved timings. Please refer to your documentation **for** coding guidelines.

404	-----			
405	ram_type	Distributed		
406	-----			
407	Port A			
408	aspect ratio	16-word x 7-bit		
409	weA	connected to signal <GND>	high	
410	addrA	connected to signal <val1>		
411	diA	connected to signal <GND>		
412	doA	connected to internal node		
413	-----			

414 INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tens[3]_GND_1_o_wide_mux_61_OUT> will be implemented on LUTs either because you have described an asynchronous read **or** because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, **for** optimized device usage **and** improved timings. Please refer to your documentation **for** coding guidelines.

415	-----			
416	ram_type	Distributed		
417	-----			
418	Port A			
419	aspect ratio	16-word x 7-bit		
420	weA	connected to signal <GND>	high	
421	addrA	connected to signal <val2>		
422	diA	connected to signal <GND>		
423	doA	connected to internal node		
424	-----			

425 INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hundreds[3]_GND_1_o_wide_mux_60_OUT> will be implemented on LUTs either because you have described an asynchronous read **or** because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, **for** optimized device usage **and** improved timings. Please refer to your documentation **for** coding guidelines.

426	-----			
427	ram_type	Distributed		
428	-----			
429	Port A			
430	aspect ratio	16-word x 7-bit		
431	weA	connected to signal <GND>	high	
432	addrA	connected to signal <val3>		
433	diA	connected to signal <GND>		
434	doA	connected to internal node		
435	-----			

436 INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_thousands[3]_GND_1_o_wide_mux_59_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.

437 -----

438	ram_type	Distributed		
439	-----			
440	Port A			
441	aspect ratio	16-word x 7-bit		
442	weA	connected to signal <GND>	high	
443	addrA	connected to signal <val4>		
444	diA	connected to signal <GND>		
445	doA	connected to internal node		
446	-----			

447 Unit <parking_meter> synthesized (advanced).

448

449 =====

450 Advanced HDL Synthesis Report

451

452 Macro Statistics

453	# RAMs	: 5
454	16x7-bit single-port distributed Read Only RAM	: 4
455	4x4-bit single-port distributed Read Only RAM	: 1
456	# Adders/Subtractors	: 104
457	14-bit adder	: 42
458	14-bit adder carry in	: 56
459	14-bit addsub	: 1
460	4-bit adder carry in	: 4
461	7-bit adder	: 1
462	# Counters	: 1
463	2-bit up counter	: 1
464	# Registers	: 35
465	Flip-Flops	: 35
466	# Comparators	: 110
467	14-bit comparator greater	: 1
468	14-bit comparator lessequal	: 72
469	15-bit comparator lessequal	: 7
470	16-bit comparator lessequal	: 7
471	17-bit comparator lessequal	: 7
472	18-bit comparator lessequal	: 7
473	19-bit comparator lessequal	: 2
474	20-bit comparator lessequal	: 2
475	21-bit comparator lessequal	: 2
476	22-bit comparator lessequal	: 1
477	23-bit comparator lessequal	: 1
478	24-bit comparator lessequal	: 1

```

479 # Multiplexers : 1287
480 1-bit 2-to-1 multiplexer : 1248
481 14-bit 2-to-1 multiplexer : 31
482 2-bit 2-to-1 multiplexer : 1
483 4-bit 2-to-1 multiplexer : 4
484 7-bit 2-to-1 multiplexer : 2
485 7-bit 4-to-1 multiplexer : 1
486
487 =====
488
489 =====
490 * Low Level Synthesis *
491 =====
492
493 Optimizing unit <parking_meter> ...
494
495 Mapping all equations...
496 Building and optimizing final netlist ...
497 Found area constraint ratio of 100 (+ 5) on block parking_meter, actual ratio is 6.
498 FlipFlop time_counter_10 has been replicated 4 time(s)
499 FlipFlop time_counter_11 has been replicated 3 time(s)
500 FlipFlop time_counter_12 has been replicated 3 time(s)
501 FlipFlop time_counter_13 has been replicated 3 time(s)
502 FlipFlop time_counter_6 has been replicated 2 time(s)
503 FlipFlop time_counter_7 has been replicated 2 time(s)
504 FlipFlop time_counter_8 has been replicated 5 time(s)
505 FlipFlop time_counter_9 has been replicated 4 time(s)
506
507 Final Macro Processing ...
508
509 =====
510 Final Register Report
511
512 Macro Statistics
513 # Registers : 63
514 Flip-Flops : 63
515
516 =====
517
518 =====
519 * Partition Report *
520 =====
521
522 Partition Implementation Status
523 -----
524
525 No Partitions were found in this design.
526

```

```

527 -----
528
529 =====
530 *                               Design Summary                               *
531 =====
532
533 Top Level Output File Name      : parking_meter.ngc
534
535 Primitive and Black Box Usage:
536 -----
537 # BELS                               : 842
538 #      GND                           : 1
539 #      INV                           : 2
540 #      LUT1                          : 1
541 #      LUT2                          : 20
542 #      LUT3                          : 35
543 #      LUT4                          : 42
544 #      LUT5                          : 162
545 #      LUT6                          : 413
546 #      MUXCY                         : 68
547 #      MUXF7                         : 23
548 #      VCC                           : 1
549 #      XORCY                         : 74
550 # FlipFlops/Latches                : 63
551 #      FD                            : 6
552 #      FDE                           : 8
553 #      FDR                           : 9
554 #      FDRE                          : 40
555 # Clock Buffers                    : 1
556 #      BUFGP                         : 1
557 # IO Buffers                       : 34
558 #      IBUF                          : 7
559 #      OBUF                          : 27
560
561 Device utilization summary:
562 -----
563
564 Selected Device : 6slx16csg324-3
565
566
567 Slice Logic Utilization:
568   Number of Slice Registers:          63 out of 18224    0%
569   Number of Slice LUTs:              675 out of 9112     7%
570     Number used as Logic:            675 out of 9112     7%
571
572 Slice Logic Distribution:
573   Number of LUT Flip Flop pairs used: 708
574     Number with an unused Flip Flop: 645 out of 708    91%

```

```

575     Number with an unused LUT:           33 out of 708 4%
576     Number of fully used LUT-FF pairs:   30 out of 708 4%
577     Number of unique control sets:       5
578
579     IO Utilization:
580     Number of IOs:                       35
581     Number of bonded IOBs:               35 out of 232 15%
582
583     Specific Feature Utilization:
584     Number of BUFG/BUFGCTRLs:            1 out of 16 6%
585
586     -----
587     Partition Resource Summary:
588     -----
589
590     No Partitions were found in this design.
591
592     -----
593
594
595     =====
596     Timing Report
597
598     NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
599           FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
600           GENERATED AFTER PLACE-and-ROUTE.
601
602     Clock Information:
603     -----
604     -----+-----+-----+
605     Clock Signal          | Clock buffer(FF name) | Load |
606     -----+-----+-----+
607     clk                   | BUFGP                  | 63    |
608     -----+-----+-----+
609
610     Asynchronous Control Signals Information:
611     -----
612     No asynchronous control signals found in this design
613
614     Timing Summary:
615     -----
616     Speed Grade: -3
617
618     Minimum period: 17.318ns (Maximum Frequency: 57.745MHz)
619     Minimum input arrival time before clock: 6.654ns
620     Maximum output required time after clock: 17.876ns
621     Maximum combinational path delay: No path found
622

```

```

623 Timing Details:
624 -----
625 All values displayed in nanoseconds (ns)
626
627 =====
628 Timing constraint: Default period analysis for Clock 'clk'
629   Clock period: 17.318ns (frequency: 57.745MHz)
630   Total number of paths / destination ports: 275345894 / 111
631 -----
632 Delay:                17.318ns (Levels of Logic = 16)
633   Source:              time_counter_13_1 (FF)
634   Destination:         led_seg_3 (FF)
635   Source Clock:         clk rising
636   Destination Clock:    clk rising
637
638   Data Path: time_counter_13_1 to led_seg_3
639
640           Gate      Net
641   Cell:in->out      fanout  Delay  Delay  Logical Name (Net Name)
642   -----
643   FDRE:C->Q          10   0.447   1.104  time_counter_13_1 (time_counter_13_1)
644   LUT5:I1->O          2   0.203   0.845
645   time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_OUT_lut<10>1
646   (time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_OUT_lut<10>)
647   LUT6:I3->O          11   0.205   0.987
648   time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_479_o1211_SW1 (N301)
649   LUT6:I4->O           1   0.203   0.580  time_counter[13]_PWR_1_o_div_47_OUT<5>1_SW4
650   (N326)
651   LUT6:I5->O          10   0.205   0.961
652   time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o1141
653   (time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o114)
654   LUT6:I4->O           5   0.203   1.059  time_counter[13]_PWR_1_o_div_47_OUT<4>1_1
655   (time_counter[13]_PWR_1_o_div_47_OUT<4>1)
656   LUT6:I1->O          18   0.203   1.050
657   time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o11
658   (time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o)
659   LUT6:I5->O          15   0.205   0.982
660   time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_OUT_Madd_cy<4>11
661   (time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_OUT_Madd_cy<4>)
662   LUT6:I5->O          11   0.205   0.883
663   time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o1
664   (time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o)
665   LUT3:I2->O           2   0.205   0.721
666   time_counter[13]_PWR_1_o_mod_48/Mmux_a[9]_a[13]_MUX_292_o11
667   (time_counter[13]_PWR_1_o_mod_48/a[9]_a[13]_MUX_292_o)
668   LUT6:I4->O           1   0.203   0.580
669   time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13_SW1 (N684)

```

```

653      LUT6:I5->0          8  0.205  0.803
      time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13
      (time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o)
654      LUT6:I5->0          1  0.205  0.580
      time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_29_OUT_Madd_Madd_cy<2>11
      (time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_29_OUT_Madd_Madd_cy<2>)
655      LUT6:I5->0          10  0.205  1.104  time_counter[13]_PWR_1_o_mod_48/Mmux_o41
      (val2_3_OBUF)
656      LUT5:I1->0          1  0.203  0.580
      Mmux_sen_num[1]_ones[3]_wide_mux_64_OUT41_SW2_SW0 (N559)
657      LUT6:I5->0          1  0.205  0.684  Mmux_sen_num[1]_ones[3]_wide_mux_64_OUT41_SW2
      (N484)
658      LUT6:I4->0          1  0.203  0.000  Mmux_sen_num[1]_ones[3]_wide_mux_64_OUT44
      (sen_num[1]_ones[3]_wide_mux_64_OUT<3>)
659      FDE:D                0.102          led_seg_3
660      -----
661      Total                17.318ns (3.815ns logic, 13.503ns route)
662                        (22.0% logic, 78.0% route)
663
664      =====
665      Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
666      Total number of paths / destination ports: 9836 / 136
667      -----
668      Offset:              6.654ns (Levels of Logic = 10)
669      Source:              rst1 (PAD)
670      Destination:        time_counter_13 (FF)
671      Destination Clock:  clk rising
672
673      Data Path: rst1 to time_counter_13
674
675      Cell:in->out      fanout  Gate    Net
676      -----
677      IBUF:I->0          34  1.222  1.685  rst1_IBUF (rst1_IBUF)
678      LUT6:I0->0          34  0.203  1.665  key_en1 (key_en)
679      LUT5:I0->0          1  0.203  0.944
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_A261
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_A<8>)
680      LUT6:I0->0          1  0.203  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_lut<8>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_lut<8>)
681      MUXCY:S->0          1  0.172  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<8>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<8>)
682      MUXCY:CI->0         1  0.019  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<9>
      (Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<9>)

```



```

683      MUXCY:CI->0          1  0.019  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<10>
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<10>)
684      MUXCY:CI->0          1  0.019  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<11>
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<11>)
685      MUXCY:CI->0          0  0.019  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<12>
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<12>)
686      XORCY:CI->0          4  0.180  0.000
      Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_xor<13>
(time_counter[13]_time_counter[13]_mux_34_OUT<13>)
687      FDRE:D                0.102          time_counter_13
688      -----
689      Total                  6.654ns (2.361ns logic, 4.293ns route)
690                          (35.5% logic, 64.5% route)
691
692      =====
693      Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
694      Total number of paths / destination ports: 34688527 / 27
695      -----
696      Offset:                17.876ns (Levels of Logic = 14)
697      Source:                time_counter_13_1 (FF)
698      Destination:          val2<2> (PAD)
699      Source Clock:          clk rising
700
701      Data Path: time_counter_13_1 to val2<2>
702
703      Gate      Net
704      Cell:in->out  fanout  Delay  Delay  Logical Name (Net Name)
705      -----
706      FDRE:C->Q      10  0.447  1.104  time_counter_13_1 (time_counter_13_1)
707      LUT5:I1->0      2  0.203  0.845
      time_counter[13]_PWR_1_o_div_47/Madd_a[13]_GND_3_o_add_15_OUT_lut<10>1
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<10>)
708      LUT6:I3->0      11  0.205  0.987
      time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_479_o1211_SW1 (N301)
709      LUT6:I4->0      1  0.203  0.580  time_counter[13]_PWR_1_o_div_47_OUT<5>1_SW4
(N326)
710      LUT6:I5->0      10  0.205  0.961
      time_counter[13]_PWR_1_o_div_47/Mmux_a[0]_a[13]_MUX_493_o1141
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<11>)
711      LUT6:I4->0      5  0.203  1.059  time_counter[13]_PWR_1_o_div_47_OUT<4>1_1
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_cy<12>)
712      LUT6:I1->0      18  0.203  1.050
      time_counter[13]_PWR_1_o_mod_48/BUS_0012_INV_196_o11
(Mmux_time_counter[13]_time_counter[13]_mux_34_OUT_rs_xor<13>)

```

```

712     LUT6:I5->0           15  0.205  0.982
    time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_OUT_Madd_cy<4>11
    (time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_25_OUT_Madd_cy<4>)
713     LUT6:I5->0           11  0.205  0.883
    time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o1
    (time_counter[13]_PWR_1_o_mod_48/BUS_0013_INV_211_o)
714     LUT3:I2->0           2  0.205  0.721
    time_counter[13]_PWR_1_o_mod_48/Mmux_a[9]_a[13]_MUX_292_o11
    (time_counter[13]_PWR_1_o_mod_48/a[9]_a[13]_MUX_292_o)
715     LUT6:I4->0           1  0.203  0.580
    time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13_SW1 (N684)
716     LUT6:I5->0           8  0.205  0.803
    time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o13
    (time_counter[13]_PWR_1_o_mod_48/BUS_0014_INV_226_o)
717     LUT6:I5->0           7  0.205  0.878
    time_counter[13]_PWR_1_o_mod_48/Madd_a[13]_GND_2_o_add_29_OUT_Madd_Madd_cy<2>11_SW0 (N282)
718     LUT6:I4->0           7  0.203  0.773  time_counter[13]_PWR_1_o_mod_48/Mmux_o31
    (val2_2_OBUF)
719     OBUF:I->0            2.571          val2_2_OBUF (val2<2>)
720     -----
721     Total                  17.876ns (5.671ns logic, 12.205ns route)
722                             (31.7% logic, 68.3% route)
723
724     =====
725
726     Cross Clock Domains Report:
727     -----
728
729     Clock to Setup on destination clock clk
730     +-----+-----+-----+-----+
731           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
732     Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
733     +-----+-----+-----+-----+
734     clk          |  17.318|          |          |          |
735     +-----+-----+-----+-----+
736
737     =====
738
739
740     Total REAL time to Xst completion: 21.00 secs
741     Total CPU time to Xst completion: 19.62 secs
742
743     -->
744
745
746     Total memory usage is 490712 kilobytes
747
748     Number of errors      :    0 (    0 filtered)

```

```
749   Number of warnings :    7 (    0 filtered)
750   Number of infos    :    6 (    0 filtered)
751
752
```

And from the design summary report, I could see the Macro Statistics section about the number of different logic gates in my design. And I can check how my program performs through the report.

Conclusion

The project is similar to project3 but the logic of the implementation is easier.

In this project, I designed and implemented the parking meter, Final State Machine according to the behavior in the project manuscript. To correctly implement this, I first draw the FSM diagram to help me to have the clear idea that what output should be in each state and how to transit to a different state.

No major difficulties meet as long as you attend the lecture and understand how the outputs represent the seven-segment display and how to check if the display at correct frequency.

References

- http://web.engr.oregonstate.edu/~traylor/ece474/beamer_lectures/modules.pdf
- <https://www.electronics-tutorials.ws/blog/7-segment-display-tutorial.html>