

Lab3 - Finite State Machine Design: Vending Machine

Introduction and Requirements

In this lab, the goal is to design a finite state machine (FSM) in Verilog HDL that matches the specified behavior. We need to figure out what states should we have and how the machine transitions from one state to another. The significance of this lab is to learn how to apply FSM design to the real problems in life. For this assignment, we are required to design a vending machine.

The detail of the input of output of the module are as below.

INPUTS:


INPUT	SIZE	BEHAVIOR
CLK	1 bit	System clock (T= 10 ns)
RESET	1 bit	Synchronous reset. When high, set all item counters, outputs to 0 and go to the idle state.
RELOAD	1 bit	Reload the machine (set all item counters to 10)
CARD_IN	1 bit	Stays high as long as the card remains inserted.
ITEM_CODE [2:0]	3 bits	Signal to input item code. The 2 digit item code is entered one digit at a time.
KEY_PRESS	1 bit	ITEM_CODE is valid for reading when this signal is high.
VALID_TRAN	1bit	If HIGH, the transaction using the card is valid. It can go high any time after item selection is determined to be valid) (card does not need to be inserted when this occurs)

OUTPUTS:

OUTPUT	SIZE	BEHAVIOR
VEND	1 bit	Set to HIGH once the transaction is deemed to be valid. Set to LOW one cycle later.
INVALID_SEL	1 bit	Set to HIGH for 1 cycle if: 1. If 1 digit of ITEM_CODE is entered and there is no 2nd digit after 5 clock cycles 2. If no digit is entered for 5 clock cycles 3. The 2 digit ITEM_CODE is invalid (Ex. 23) 4. The counter for one of the items is 0.
COST [2:0]	3 bits	Set to 000 by default. Set to the cost of an item once item code is entered, and remains at this value until a new transaction begins. (Ex. \$5 = 101)
FAILED_TRAN	1 bit	Set to 1 for 1 cycle if VALID_TRAN signal does not go high within 5 clock cycles of determining the ITEM_CODE

For this assignment, we're tasked with designing a vending machine with the following characteristics:

- Vending machine has 10 different snacks for sale. Each snack has two digit code [10-14, 20-24].
- Each snack is stored in separate slot. There can be up to 10 units of snack stored in 1 slot.
- A buyer can purchase only 1 item at a time.
- The machine only accepts payment by card.




ITEM CODE	COST (\$)
10,11,12,13,14	2
20,21,22,23,24	5

Table 1: ITEM CODE vs COST

Design Description (FSM diagram)

Before writing the code, the first step is to draw the FSM diagram to help us to organize the idea to design the module. Basically, I am following the instructions in the spec. The **IDLE** state is the initial state in the machine, all the other state will return to **IDLE** when the input **reset** = 1, and all item counters and outputs are set to 0 in **IDLE** state.



Details and explanations for the states in the diagram.

1. **IDLE** (Initial State) [4'b0001]

- All the outputs are set to 0.
- If the **CARD_IN** signal to flip to 1, initiate a new transaction (transit to **AWAIT_KEY1** state), or the **RELOAD**

signal flip to 1 to reload the item (transit to RELOADING state).

2. **RELOADING**[4'b0001]

- All the snack counters are set to 10, i.e. the machine is fully re-loaded
- The state can only be reached from the IDLE state
- A new transaction cannot begin when the machine is in the state of RELOADING

3. **AWAIT_KEY1**[4'b0010]:

- Reached from IDLE state if the CARD_IN is set to 1 (credit card inserted).
- If KEY_PRESS goes to 1, transit to the **AWAIT_KEY2** state
- Otherwise if within 5 clock cycles, the KEY_PRESS signal does not go to high, return to the initial state **IDLE**.

4. **AWAIT_KEY2** [4'b0100]: State to check if the selection is valid.

- If selection is valid (i.e. the code is a number between 10-14 or 20-24 and there are a non-zero number of items corresponding to that code left in the machine), display the \$ amount of the selection on **COST[2:0]**, and wait for the **VALID_TRAN** signal (represents a valid/invalid transaction signal from the bank):
 - But the **VALID_TRAN** signal does not go high within 5 clock cycles, the transaction failed. Set the 'FAILED_TRAN' bit to high for 1 cycle, and transit to the **IDLE** state.
 - If the **VALID_TRAN** signal goes to high within the time limit, the state transits to **VENDING** state.
- If the selection is invalid, set the 'INVALID_SEL' bit to high for 1 cycle and go to the **IDLE** state

5. **INVALID_SELECTION** [4'b0100]

- If selection is invalid (input item code out of the range), moved from **AWAIT_KEY_2**.
- Set the 'INVALID_SET' to high for 1 cycle and return to IDLE state.

6. **AWAIT_VALID_TRAN** [4'b0101]

- The state is reached from **AWAIT_KEY2** if the selection is valid (INVALID_SET does not go to high).
- Waiting for the **VALID_TRAN** signal.
 - If the signal goes to high within 5 clock cycles, the state transit to **VENDING** state.
 - Otherwise, if the signal does not flip within 5 clock cycles, 'FAILED_TRAN' bit is set to high for 1 cycle, and return to the **IDLE** state.

7. **FAILURE**[4'b0110]

- A state that reached from **AWAIT_VALID_TRAN** if the **VALID_TRAN** signal does not go to high within time limit.
- Set **FAILED_TRAN** bit to high for 1 cycle, return to **IDLE** state.

8. **VENDING**[4'b0111]

- Decrement counter of the corresponding item by one (i.e., the item is dispensed)
- Set **VEND** bit to 1 for 1 cycle
- Return to IDLE state.

For the coding, I didn't use the template, I only use one always block. I put the updates of the current_state, next_state, and output values, all the logic operation in this block. I assume the KEY_PRESS signal goes high for 1 clock cycle, and the return to low bit. As the way it performs in the real life.

In addition, I set up a time_cnt variable as timer counter to set up the time limit, which is 5 clock cycles.


Simulation Documentation

To test the correctness of my code, check if the state transit properly, I created the test bench file and some test cases inside. The below screenshot of the waveforms are basically showing if the variables hold the correct values when they are in the specific states, and the relation between states. And in the specific condition (e.g., no snacks or vend successfully), whether the program outputs properly or not.

1. Reset, IDLE


First, check the initial state, IDLE. Through the wavefor, when RESET is 1, we can see that outputs VEND, INVALID_SEL, COST[2:0], FAILED_TRAN hold the value 0, which is correct.

And at the same time, current_state is at 4b'0000 and so as well as IDLE.



2. Re-load State

When the input RELOAD is being set to 1, all the snack counters are set to 10 (4b'1010). This action can be indicated in the below waveform screenshot. In addition, current_state goes to [4b'0001] RELOADING state as expected in the diagram.




3. No keypress within 5 clock cycle after insert card

This test case is to test the specific condition when the card is inserted but no any actions following.

From the below image, we can conclude that when the CARD_IN is set to 1 (credit card insert), the current_state goes to AWAIT_KEY_1 [0010], the timer counter `time_cnt[2:0]` start counting from 0 to 4. And then if the user does not press any item code (i.e., KEY_PRESS = 0) within the 5 clock cycles, the `time_cnt` is reset to 0 and the current_state returns to initial state IDLE [0000].

This result is as expected.




4. No keypress within 5 clock cycle after enter the first digit code

If the user have entered the first item digit code, he/she is suppose to enter the second digit code within 5 clock cycles.

Through the below waveforms iamge, it indicates that when the KEY_PRESS is set to 1 and the current state is in AWAIT_KEY1, the state goes to AWAIT_KEY2 [0011]. Then the time_cnt counter start counting from 0 to 4. If the KEY_PRESS does not flip to 1, and **time_cnt** reset to 0 once it reach the 5 clock cycle time limit, the current_state return to initial IDLE state [0000].

This result is as expected.



5. Invalid Selection

The items digit code is range from 10-14, 20-24. Any input values outside this range should be consider as invalid.

In my test case, I set a selection value 15 as an invalid input to the vending machine. The first digit is valid, the KEY_PRESS signal goes to high then to low, state move from IDLE to AWAIT_KEY1[0010]. And the second digit 5 enter and it is invalid. At the beginning KEY_PRESS is set to 1 and the state move from AWAIT_KEY1 to AWAIT_KEY2 [0011], but soon it move to INVALID_SEL[0100] and the 'INVALID_SEL' bit is set to high for 1 cycle. Finally return to the initial IDLE state.

The result is as expected, the test case is passed.




6. Invalid Transaction

If the selection is valid. Then the vending machine is suppose to have the valid VALID_TRAN high signal (represnt a vald transaction signal from the bank) to complete the transaction. If the signal is low, then mean the reuqest transaction is invalid.

Through the below image, when selection is valid, the state transist form AWAIT_KEY2[0011] to AWAIT_VALID_TRAN[0101]. And the VALID_TRIN signal does not filp to 1 within the 5 clock cycles (`time_cnt` reaches its time limit), then the state goes to FAILURE [0110], which means the transaction faile. The 'FAILED_TRAN' bit is set to high for 1 cycle. And finally the state returns to the initial IDLE state.


The result is as expected, the test case is passed.



7. Empty, no snacks

When there are no snacks in the machine (i.e., all the counter value represent storing each snack is 0), obviously any purchasing attempt would be considered as invalid. The INVALID_SEL bit would be set to high. And the state should be in INVALID_SELECTION [4b'0100].

The result is as expected, the testcase is passed.




8. Vend successfully

This final test case is to test if the program could successfully vend snack. In this case, the VALID_TRN should be 1 and INVALID_SEL is 0. i.e., check if the state VENDING works properly.

The below waveforms screenshot indicates that the transition of current_state from IDLE [0000]-> AWAIT_KEY_1 [0010]-> AWAIT_KEY_2 [0011] -> AWAIT_VALID_TRAN [0101] -> VENDING [0111] and finally return to initial state IDLE[0000], with the corresponding output bits set. Through the image, VEND is set to 1, and stored_11_left is 4'b1001 (9 left) as expected .

The result is as expected, the testcase is passed.



Schematics

The below image is the RTL generated from ISE. It indicate the I/O design of the module I designed.

Through the image, we know the I/O of the module `vending_machine` in my design is exactly the same as shown in Figure 4 in the spec.

Design Summary

Design Summary Report

vending_machine Project Status (05/19/2021 - 22:57:25)			
Project File:	project_3.xise	Parser Errors:	No Errors
Module Name:	vending_machine	Implementation State:	Placed and Routed
Target Device:	xc6slx16-3csg324	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	2 Warnings (0 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary					[-]
Slice Logic Utilization		Used	Available	Utilization	Note(s)
Number of Slice Registers		60	18,224	1%	
Number used as Flip Flops		60			
Number used as Latches		0			
Number used as Latch-thrus		0			
Number used as AND/OR logics		0			
Number of Slice LUTs		88	9,112	1%	
Number used as logic		88	9,112	1%	
Number using O6 output only		58			
Number using O5 output only		0			
Number using O5 and O6		30			
Number used as ROM		0			
Number used as Memory		0	2,176	0%	
Number of occupied Slices		27	2,278	1%	
Number of MUXCYs used		0	4,556	0%	
Number of LUT Flip Flop pairs used		89			

Device Utilization Summary						[-]
Slice Logic Utilization		Used	Available	Utilization	Note(s)	
Number of Slice Registers		60	18,224	1%		
Number used as Flip Flops		60				
Number used as Latches		0				
Number used as Latch-thrus		0				
Number used as AND/OR logics		0				
Number of Slice LUTs		88	9,112	1%		
Number used as logic		88	9,112	1%		
Number using O6 output only		58				
Number using O5 output only		0				
Number using O5 and O6		30				
Number used as ROM		0				
Number used as Memory		0	2,176	0%		
Number of occupied Slices		27	2,278	1%		
Number of MUXCYs used		0	4,556	0%		
Number of LUT Flip Flop pairs used		89				
Number with an unused Flip Flop		49	89	55%		
Number with an unused LUT		1	89	1%		
Number of fully used LUT-FF pairs		39	89	43%		
Number of unique control sets		15				
Number of slice register sites lost to control set restrictions		60	18,224	1%		
Number of bonded IOBs		15	232	6%		
Number of RAMB16BWERS		0	32	0%		
Number of RAMB6BWERS		0	64	0%		

- Design Overview
- Summary
 - IOB Properties
 - Module Level Utilization
 - Timing Constraints
 - Pinout Report
 - Clock Report
 - Static Timing
- Errors and Warnings
- Parser Messages
 - Synthesis Messages
 - Translation Messages
 - Map Messages
 - Place and Route Messages
 - Timing Messages
 - Bitgen Messages
 - All Implementation Messages...
- Detailed Reports
- Synthesis Report
 - Translation Report
 - Map Report
- Design Properties
- ☐ Enable Message Filtering
- Optional Design Summary Contents
- ☐ Show Clock Report
 - ☐ Show Failing Constraints
 - ☐ Show Warnings
 - ☐ Show Errors

Implementation (Map) Report

```
1  Release 14.7 Map P.20131013 (lin64)
2  Xilinx Mapping Report File for Design 'vending_machine'
3
4  Design Information
5  -----
6  Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
7  high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
8  -pr off -lc off -power off -o vending_machine_map.ncd vending_machine.ngd
9  vending_machine.pcf
10 Target Device   : xc6slx16
11 Target Package  : csg324
12 Target Speed    : -3
13 Mapper Version  : spartan6 -- $Revision: 1.55 $
14 Mapped Date     : Sun May 23 18:01:13 2021
15
16 Design Summary
17 -----
18 Number of errors:      0
19 Number of warnings:    0
20 Slice Logic Utilization:
21   Number of Slice Registers:          60 out of 18,224    1%
22   Number used as Flip Flops:          60
23   Number used as Latches:             0
24   Number used as Latch-thrus:         0
25   Number used as AND/OR logics:        0
26   Number of Slice LUTs:               88 out of 9,112    1%
27   Number used as logic:               88 out of 9,112    1%
28   Number using 06 output only:         58
29   Number using 05 output only:         0
30   Number using 05 and 06:              30
31   Number used as ROM:                 0
32   Number used as Memory:              0 out of 2,176    0%
33
34 Slice Logic Distribution:
35   Number of occupied Slices:           27 out of 2,278    1%
36   Number of MUXCYs used:              0 out of 4,556    0%
37   Number of LUT Flip Flop pairs used:  89
38   Number with an unused Flip Flop:     49 out of 89      55%
39   Number with an unused LUT:           1 out of 89       1%
40   Number of fully used LUT-FF pairs:   39 out of 89      43%
41   Number of unique control sets:       15
42   Number of slice register sites lost
43   to control set restrictions:         60 out of 18,224    1%
44
45 A LUT Flip Flop pair for this architecture represents one LUT paired with
46 one Flip Flop within a slice. A control set is a unique combination of
```


47 clock, reset, set, and enable signals for a registered element.
48 The Slice Logic Distribution report is not meaningful if the design is
49 over-mapped for a non-slice resource or if Placement fails.

50

51 IO Utilization:

52 Number of bonded IOBs: 15 out of 232 6%

53

54 Specific Feature Utilization:

55 Number of RAMB16BWERs: 0 out of 32 0%

56 Number of RAMB8BWERs: 0 out of 64 0%

57 Number of BUFIO2/BUFIO2_2CLKs: 0 out of 32 0%

58 Number of BUFIO2FB/BUFIO2FB_2CLKs: 0 out of 32 0%

59 Number of BUFG/BUFGMUXs: 1 out of 16 6%

60 Number used as BUFGs: 1

61 Number used as BUFGMUX: 0

62 Number of DCM/DCM_CLKGENs: 0 out of 4 0%

63 Number of ILOGIC2/ISERDES2s: 0 out of 248 0%

64 Number of IODELAY2/IODRP2/IODRP2_MCBs: 0 out of 248 0%

65 Number of OLOGIC2/OSERDES2s: 0 out of 248 0%

66 Number of BSCANs: 0 out of 4 0%

67 Number of BUFHs: 0 out of 128 0%

68 Number of BUFPLLs: 0 out of 8 0%

69 Number of BUFPLL_MCBs: 0 out of 4 0%

70 Number of DSP48A1s: 0 out of 32 0%

71 Number of ICAPs: 0 out of 1 0%

72 Number of MCBs: 0 out of 2 0%

73 Number of PCILOGICSEs: 0 out of 2 0%

74 Number of PLL_ADVs: 0 out of 2 0%

75 Number of PMVs: 0 out of 1 0%

76 Number of STARTUPs: 0 out of 1 0%

77 Number of SUSPEND_SYNCs: 0 out of 1 0%

78

79 Average Fanout of Non-Clock Nets: 4.10

80

81 Peak Memory Usage: 761 MB

82 Total REAL time to MAP completion: 5 secs

83 Total CPU time to MAP completion: 5 secs

84

85 Table of Contents

86 -----

87 Section 1 - Errors

88 Section 2 - Warnings

89 Section 3 - Informational

90 Section 4 - Removed Logic Summary

91 Section 5 - Removed Logic

92 Section 6 - IOB Properties

93 Section 7 - RPMs

94 Section 8 - Guide Report

95 Section 9 - Area Group and Partition Summary
96 Section 10 - Timing Report
97 Section 11 - Configuration String Information
98 Section 12 - Control Set Information
99 Section 13 - Utilization by Hierarchy
100
101 Section 1 - Errors
102 -----
103
104 Section 2 - Warnings
105 -----
106
107 Section 3 - Informational
108 -----
109 INFO:MapLib:562 - No environment variables are currently set.
110 INFO:LIT:244 - All of the single ended outputs in this design are using slew
111 rate limited output drivers. The delay on speed critical single ended outputs
112 can be dramatically reduced by designating them as fast outputs.
113 INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
114 0.000 to 85.000 Celsius)
115 INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
116 1.260 Volts)
117 INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
118 (.mrp).
119 INFO:Pack:1650 - Map created a placed design.

120
121 Section 4 - Removed Logic Summary
122 -----
123

124 Section 5 - Removed Logic
125 -----
126

127 Section 6 - IOB Properties
128 -----
129

130 +-----+
-----+

IOB Name				Type		Direction	IO Standard	
Diff	Drive	Slew	Reg (s)	Resistor	IOB			
Term	Strength	Rate			Delay			

133 +-----+
-----+

CARD_IN				IOB		INPUT	LVC MOS25	
CLK				IOB		INPUT	LVC MOS25	

136	COST<0>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
137	COST<1>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
138	COST<2>			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
139	FALID_TRAN			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
140	INVALID_SEL			IOB		OUTPUT	LVCMOS25	
	12	SLOW						
141	ITEM_CODE<0>			IOB		INPUT	LVCMOS25	
142	ITEM_CODE<1>			IOB		INPUT	LVCMOS25	
143	ITEM_CODE<2>			IOB		INPUT	LVCMOS25	
144	KEY_PRESS			IOB		INPUT	LVCMOS25	
145	RELOAD			IOB		INPUT	LVCMOS25	
146	RESET			IOB		INPUT	LVCMOS25	
147	VALID_TRN			IOB		INPUT	LVCMOS25	
148	VEND			IOB		OUTPUT	LVCMOS25	
	12	SLOW						

149 +-----+
 -----+

150

151 Section 7 - RPMs

152 -----

153

154 Section 8 - Guide Report

155 -----

156 Guide not run on this design.

157

158 Section 9 - Area Group and Partition Summary

159 -----

160

161 Partition Implementation Status

162 -----

163

164 No Partitions were found in this design.

165

166 -----

167

168 Area Group Information

169 -----

```

170
171     No area groups were found in this design.
172
173     -----
174
175 Section 10 - Timing Report
176     -----
177 A logic-level (pre-route) timing report can be generated by using Xilinx static
178 timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
179 mapped NCD and PCF files. Please note that this timing report will be generated
180 using estimated delay information. For accurate numbers, please generate a
181 timing report with the post Place and Route NCD file.
182
183 For more information about the Timing Analyzer, consult the Xilinx Timing
184 Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
185 Command Line Tools User Guide "TRACE" chapter.
186
187 Section 11 - Configuration String Details
188     -----
189 Use the "-detail" map option to print out Configuration Strings
190
191 Section 12 - Control Set Information
192     -----
193 Use the "-detail" map option to print out Control Set Information.
194
195 Section 13 - Utilization by Hierarchy
196     -----
197 Use the "-detail" map option to print out the Utilization by Hierarchy section.
198

```

Synthesis Report

```

1  Release 14.7 - xst P.20131013 (lin64)
2  Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
3  -->
4  Parameter TMPDIR set to xst/projnav.tmp
5
6
7  Total REAL time to Xst completion: 0.00 secs
8  Total CPU time to Xst completion: 0.03 secs
9
10 -->
11 Parameter xsthdmdir set to xst
12
13
14 Total REAL time to Xst completion: 0.00 secs
15 Total CPU time to Xst completion: 0.03 secs
16

```

```

17  -->
18  Reading design: vending_machine.prj
19
20  TABLE OF CONTENTS
21      1) Synthesis Options Summary
22      2) HDL Parsing
23      3) HDL Elaboration
24      4) HDL Synthesis
25          4.1) HDL Synthesis Report
26      5) Advanced HDL Synthesis
27          5.1) Advanced HDL Synthesis Report
28      6) Low Level Synthesis
29      7) Partition Report
30      8) Design Summary
31          8.1) Primitive and Black Box Usage
32          8.2) Device utilization summary
33          8.3) Partition Resource Summary
34          8.4) Timing Report
35              8.4.1) Clock Information
36              8.4.2) Asynchronous Control Signals Information
37              8.4.3) Timing Summary
38              8.4.4) Timing Details
39              8.4.5) Cross Clock Domains Report
40
41
42  =====
43  *                               Synthesis Options Summary                               *
44  =====
45  ---- Source Parameters
46  Input File Name                  : "vending_machine.prj"
47  Ignore Synthesis Constraint File : NO
48
49  ---- Target Parameters
50  Output File Name                  : "vending_machine"
51  Output Format                      : NGC
52  Target Device                     : xc6slx16-3-csg324
53
54  ---- Source Options
55  Top Module Name                   : vending_machine
56  Automatic FSM Extraction           : YES
57  FSM Encoding Algorithm             : Auto
58  Safe Implementation               : No
59  FSM Style                         : LUT
60  RAM Extraction                     : Yes
61  RAM Style                         : Auto
62  ROM Extraction                     : Yes
63  Shift Register Extraction          : YES
64  ROM Style                         : Auto

```

```

65 Resource Sharing : YES
66 Asynchronous To Synchronous : NO
67 Shift Register Minimum Size : 2
68 Use DSP Block : Auto
69 Automatic Register Balancing : No
70
71 ---- Target Options
72 LUT Combining : Auto
73 Reduce Control Sets : Auto
74 Add IO Buffers : YES
75 Global Maximum Fanout : 100000
76 Add Generic Clock Buffer(BUFG) : 16
77 Register Duplication : YES
78 Optimize Instantiated Primitives : NO
79 Use Clock Enable : Auto
80 Use Synchronous Set : Auto
81 Use Synchronous Reset : Auto
82 Pack IO Registers into IOBs : Auto
83 Equivalent register Removal : YES
84
85 ---- General Options
86 Optimization Goal : Speed
87 Optimization Effort : 1
88 Power Reduction : NO
89 Keep Hierarchy : No
90 Netlist Hierarchy : As_Optimized
91 RTL Output : Yes
92 Global Optimization : AllClockNets
93 Read Cores : YES
94 Write Timing Constraints : NO
95 Cross Clock Analysis : NO
96 Hierarchy Separator : /
97 Bus Delimiter : <>
98 Case Specifier : Maintain
99 Slice Utilization Ratio : 100
100 BRAM Utilization Ratio : 100
101 DSP48 Utilization Ratio : 100
102 Auto BRAM Packing : NO
103 Slice Utilization Ratio Delta : 5
104
105 =====
106
107
108 =====
109 * HDL Parsing *
110 =====
111 Analyzing Verilog file "/home/ise/152A/vending_machine.v" into library work
112 Parsing module <vending_machine>.

```



```

113
114 =====
115 *                      HDL Elaboration                      *
116 =====
117
118 Elaborating module <vending_machine>.
119
120 =====
121 *                      HDL Synthesis                        *
122 =====
123
124 Synthesizing Unit <vending_machine>.
125     Related source file is "/home/ise/152A/vending_machine.v".
126     IDEL = 4'b0000
127     RELOADING = 4'b0001
128     AWAIT_KEY1 = 4'b0010
129     AWAIT_KEY2 = 4'b0011
130     INVALID_SELECTION = 4'b0100
131     AWAIT_VALID_TRAN = 4'b0101
132     FAILURE = 4'b0110
133     VENDING = 4'b0111
134     Found 4-bit register for signal <stored_11_left>.
135     Found 4-bit register for signal <stored_12_left>.
136     Found 4-bit register for signal <stored_13_left>.
137     Found 4-bit register for signal <stored_14_left>.
138     Found 4-bit register for signal <stored_20_left>.
139     Found 4-bit register for signal <stored_21_left>.
140     Found 4-bit register for signal <stored_22_left>.
141     Found 4-bit register for signal <stored_23_left>.
142     Found 4-bit register for signal <stored_24_left>.
143     Found 4-bit register for signal <code1>.
144     Found 4-bit register for signal <code2>.
145     Found 1-bit register for signal <VEND>.
146     Found 1-bit register for signal <INVALID_SEL>.
147     Found 3-bit register for signal <COST>.
148     Found 1-bit register for signal <FALID_TRAN>.
149     Found 3-bit register for signal <time_cnt>.
150     Found 4-bit register for signal <current_state>.
151     Found 4-bit register for signal <stored_10_left>.
152     Found finite state machine <FSM_0> for signal <current_state>.
153 -----
154 | States                | 8                      |
155 | Transitions           | 120                    |
156 | Inputs                | 22                     |
157 | Outputs               | 11                     |
158 | Clock                 | CLK (rising_edge)     |
159 | Reset                 | RESET (positive)      |
160 | Reset type            | synchronous            |

```

161	Reset State	0000	
162	Encoding	auto	
163	Implementation	LUT	

165 Found 4-bit subtractor for signal <stored_10_left[3]_GND_1_o_sub_91_OUT> created at line 260.

166 Found 4-bit subtractor for signal <stored_11_left[3]_GND_1_o_sub_95_OUT> created at line 264.

167 Found 4-bit subtractor for signal <stored_12_left[3]_GND_1_o_sub_99_OUT> created at line 268.

168 Found 4-bit subtractor for signal <stored_13_left[3]_GND_1_o_sub_103_OUT> created at line 272.

169 Found 4-bit subtractor for signal <stored_14_left[3]_GND_1_o_sub_107_OUT> created at line 276.

170 Found 4-bit subtractor for signal <stored_20_left[3]_GND_1_o_sub_111_OUT> created at line 280.

171 Found 4-bit subtractor for signal <stored_21_left[3]_GND_1_o_sub_115_OUT> created at line 284.

172 Found 4-bit subtractor for signal <stored_22_left[3]_GND_1_o_sub_119_OUT> created at line 288.

173 Found 4-bit subtractor for signal <stored_23_left[3]_GND_1_o_sub_123_OUT> created at line 292.

174 Found 4-bit subtractor for signal <stored_24_left[3]_GND_1_o_sub_127_OUT> created at line 296.

175 Found 3-bit adder for signal <time_cnt[2]_GND_1_o_add_4_OUT> created at line 140.

176 Found 4-bit comparator greater for signal <GND_1_o_stored_10_left[3]_LessThan_15_o> created at line 154

177 Found 4-bit comparator greater for signal <GND_1_o_stored_11_left[3]_LessThan_18_o> created at line 160

178 Found 4-bit comparator greater for signal <GND_1_o_stored_12_left[3]_LessThan_21_o> created at line 166

179 Found 4-bit comparator greater for signal <GND_1_o_stored_13_left[3]_LessThan_24_o> created at line 172

180 Found 4-bit comparator greater for signal <GND_1_o_stored_14_left[3]_LessThan_27_o> created at line 178

181 Found 4-bit comparator greater for signal <GND_1_o_stored_20_left[3]_LessThan_30_o> created at line 184

182 Found 4-bit comparator greater for signal <GND_1_o_stored_21_left[3]_LessThan_33_o> created at line 190

183 Found 4-bit comparator greater for signal <GND_1_o_stored_22_left[3]_LessThan_36_o> created at line 196

184 Found 4-bit comparator greater for signal <GND_1_o_stored_23_left[3]_LessThan_39_o> created at line 202

185 Found 4-bit comparator greater for signal <GND_1_o_stored_24_left[3]_LessThan_42_o> created at line 208

186 Summary:

187 inferred 11 Adder/Subtractor(s).

188 inferred 57 D-type flip-flop(s).

```

189     inferred 10 Comparator(s).
190     inferred 38 Multiplexer(s).
191     inferred 1 Finite State Machine(s).
192 Unit <vending_machine> synthesized.
193
194 =====
195 HDL Synthesis Report
196
197 Macro Statistics
198 # Adders/Subtractors           : 11
199   3-bit adder                  : 1
200   4-bit subtractor             : 10
201 # Registers                    : 17
202   1-bit register              : 3
203   3-bit register              : 2
204   4-bit register              : 12
205 # Comparators                 : 10
206   4-bit comparator greater    : 10
207 # Multiplexers                : 38
208   1-bit 2-to-1 multiplexer    : 15
209   3-bit 2-to-1 multiplexer    : 11
210   4-bit 2-to-1 multiplexer    : 12
211 # FSMs                        : 1
212
213 =====
214
215 =====
216 *                               Advanced HDL Synthesis                               *
217 =====
218
219
220 Synthesizing (advanced) Unit <vending_machine>.
221 The following registers are absorbed into counter <stored_11_left>: 1 register on signal
    <stored_11_left>.
222 The following registers are absorbed into counter <stored_12_left>: 1 register on signal
    <stored_12_left>.
223 The following registers are absorbed into counter <stored_13_left>: 1 register on signal
    <stored_13_left>.
224 The following registers are absorbed into counter <stored_14_left>: 1 register on signal
    <stored_14_left>.
225 The following registers are absorbed into counter <stored_20_left>: 1 register on signal
    <stored_20_left>.
226 The following registers are absorbed into counter <stored_21_left>: 1 register on signal
    <stored_21_left>.
227 The following registers are absorbed into counter <stored_22_left>: 1 register on signal
    <stored_22_left>.
228 The following registers are absorbed into counter <stored_23_left>: 1 register on signal
    <stored_23_left>.

```

```

229 The following registers are absorbed into counter <stored_24_left>: 1 register on signal
    <stored_24_left>.
230 The following registers are absorbed into counter <stored_10_left>: 1 register on signal
    <stored_10_left>.
231 Unit <vending_machine> synthesized (advanced).
232
233 =====
234 Advanced HDL Synthesis Report
235
236 Macro Statistics
237 # Adders/Subtractors                : 1
238   3-bit adder                        : 1
239 # Counters                          : 10
240   4-bit down counter                 : 10
241 # Registers                         : 17
242   Flip-Flops                        : 17
243 # Comparators                       : 10
244   4-bit comparator greater           : 10
245 # Multiplexers                      : 28
246   1-bit 2-to-1 multiplexer          : 15
247   3-bit 2-to-1 multiplexer          : 11
248   4-bit 2-to-1 multiplexer          : 2
249 # FSMs                              : 1
250
251 =====
252
253 =====
254 *                                Low Level Synthesis                                *
255 =====
256 Analyzing FSM <MFsm> for best encoding.
257 Optimizing FSM <FSM_0> on signal <current_state[1:4]> with user encoding.
258 -----
259   State | Encoding
260 -----
261   0000  | 0000
262   0001  | 0001
263   0010  | 0010
264   0011  | 0011
265   0100  | 0100
266   0101  | 0101
267   0111  | 0111
268   0110  | 0110
269 -----
270 WARNING:Xst:1710 - FF/Latch <code1_3> (without init value) has a constant value of 0 in
    block <vending_machine>. This FF/Latch will be trimmed during the optimization process.
271 WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code2_3> (without init value)
    has a constant value of 0 in block <vending_machine>. This FF/Latch will be trimmed during
    the optimization process.

```

```

272 INFO:Xst:2261 - The FF/Latch <COST_0> in Unit <vending_machine> is equivalent to the
    following FF/Latch, which will be removed : <COST_2>
273
274 Optimizing unit <vending_machine> ...
275
276 Mapping all equations...
277 Building and optimizing final netlist ...
278 Found area constraint ratio of 100 (+ 5) on block vending_machine, actual ratio is 1.
279 FlipFlop current_state_FSM_FFd2 has been replicated 2 time(s)
280 FlipFlop current_state_FSM_FFd3 has been replicated 1 time(s)
281
282 Final Macro Processing ...
283
284 =====
285 Final Register Report
286
287 Macro Statistics
288 # Registers                      : 60
289 Flip-Flops                      : 60
290
291 =====
292
293 =====
294 *                               Partition Report                               *
295 =====
296
297 Partition Implementation Status
298 -----
299
300 No Partitions were found in this design.
301
302 -----
303
304 =====
305 *                               Design Summary                               *
306 =====
307
308 Top Level Output File Name      : vending_machine.ngc
309
310 Primitive and Black Box Usage:
311 -----
312 # BELS                          : 122
313 #     INV                      : 1
314 #     LUT2                     : 18
315 #     LUT3                     : 18
316 #     LUT4                     : 28
317 #     LUT5                     : 27
318 #     LUT6                     : 26

```

```

319 #      MUXF7      : 4
320 # FlipFlops/Latches : 60
321 #      FDR        : 11
322 #      FDRE       : 49
323 # Clock Buffers    : 1
324 #      BUFGP      : 1
325 # IO Buffers       : 14
326 #      IBUF       : 8
327 #      OBUF       : 6
328
329 Device utilization summary:
330 -----
331
332 Selected Device : 6slx16csg324-3
333
334
335 Slice Logic Utilization:
336   Number of Slice Registers:      60 out of 18224      0%
337   Number of Slice LUTs:          118 out of 9112       1%
338     Number used as Logic:        118 out of 9112       1%
339
340 Slice Logic Distribution:
341   Number of LUT Flip Flop pairs used: 121
342     Number with an unused Flip Flop: 61 out of 121     50%
343     Number with an unused LUT:       3 out of 121      2%
344     Number of fully used LUT-FF pairs: 57 out of 121   47%
345     Number of unique control sets:   15
346
347 IO Utilization:
348   Number of IOs:                  15
349   Number of bonded IOBs:          15 out of 232       6%
350
351 Specific Feature Utilization:
352   Number of BUFG/BUFGCTRLs:       1 out of 16         6%
353
354 -----
355 Partition Resource Summary:
356 -----
357
358   No Partitions were found in this design.
359
360 -----
361
362
363 =====
364 Timing Report
365
366 NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

```



```

367         FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
368         GENERATED AFTER PLACE-and-ROUTE.
369
370 Clock Information:
371 -----
372 -----+-----+-----+
373 Clock Signal          | Clock buffer(FF name) | Load |
374 -----+-----+-----+
375 CLK                   | BUFGP                 | 60    |
376 -----+-----+-----+
377
378 Asynchronous Control Signals Information:
379 -----
380 No asynchronous control signals found in this design
381
382 Timing Summary:
383 -----
384 Speed Grade: -3
385
386     Minimum period: 4.558ns (Maximum Frequency: 219.373MHz)
387     Minimum input arrival time before clock: 5.706ns
388     Maximum output required time after clock: 3.732ns
389     Maximum combinational path delay: No path found
390
391 Timing Details:
392 -----
393 All values displayed in nanoseconds (ns)
394
395 =====
396 Timing constraint: Default period analysis for Clock 'CLK'
397     Clock period: 4.558ns (frequency: 219.373MHz)
398     Total number of paths / destination ports: 1358 / 112
399 -----
400 Delay:                4.558ns (Levels of Logic = 4)
401 Source:               code1_2 (FF)
402 Destination:         INVALID_SEL (FF)
403 Source Clock:        CLK rising
404 Destination Clock:   CLK rising
405
406 Data Path: code1_2 to INVALID_SEL
407
408           Cell:in->out      fanout  Gate    Net
409           -----
410           FDRE:C->Q          5    0.447   0.943  code1_2 (code1_2)
411           LUT4:I1->O          6    0.205   0.745  code1[3]_GND_1_o_AND_12_o11
412           (code1[3]_GND_1_o_AND_12_o1)
413           LUT4:I3->O          1    0.205   0.924  code1[3]_GND_1_o_AND_12_o1
414           (code1[3]_GND_1_o_AND_12_o)

```

```

413      LUT6:I1->0          1  0.203  0.580  current_state[3]_GND_1_o_Select_196_o<3>1
      (current_state[3]_GND_1_o_Select_196_o<3>)
414      LUT6:I5->0          1  0.205  0.000  current_state[3]_GND_1_o_Select_196_o<3>3
      (current_state[3]_GND_1_o_Select_196_o)
415      FDR:D                0.102          INVALID_SEL
416      -----
417      Total                4.558ns (1.367ns logic, 3.191ns route)
418                        (30.0% logic, 70.0% route)
419
420      =====
421      Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
422      Total number of paths / destination ports: 216 / 82
423      -----
424      Offset:                5.706ns (Levels of Logic = 5)
425      Source:                ITEM_CODE<1> (PAD)
426      Destination:          INVALID_SEL (FF)
427      Destination Clock: CLK rising
428
429      Data Path: ITEM_CODE<1> to INVALID_SEL
430
431      Cell:in->out      fanout  Gate    Net
432      -----
433      IBUF:I->0          11  1.222  1.111  ITEM_CODE_1_IBUF (ITEM_CODE_1_IBUF)
434      LUT3:I0->0          1  0.205  0.924  Mmux__n1172211 (Mmux__n1172211)
435      LUT5:I0->0          1  0.203  0.684  Mmux__n1172212 (Mmux__n1172212)
436      LUT6:I4->0          6  0.203  0.849  Mmux__n1172214 (Mmux__n1172214)
437      LUT6:I4->0          1  0.203  0.000  current_state[3]_GND_1_o_Select_196_o<3>3
      (current_state[3]_GND_1_o_Select_196_o)
438      FDR:D                0.102          INVALID_SEL
439      -----
440      Total                5.706ns (2.138ns logic, 3.568ns route)
441                        (37.5% logic, 62.5% route)
442
443      =====
444      Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
445      Total number of paths / destination ports: 6 / 6
446      -----
447      Offset:                3.732ns (Levels of Logic = 1)
448      Source:                COST_0 (FF)
449      Destination:          COST<2> (PAD)
450      Source Clock:          CLK rising
451
452      Data Path: COST_0 to COST<2>
453
454      Cell:in->out      fanout  Gate    Net
455      -----
456      FDR:C->Q            5  0.447  0.714  COST_0 (COST_0)
457      OBUF:I->0            2.571          COST_2_OBUF (COST<2>)

```

```

458      -----
459      Total                      3.732ns (3.018ns logic, 0.714ns route)
460                                  (80.9% logic, 19.1% route)
461
462      =====
463
464      Cross Clock Domains Report:
465      -----
466
467      Clock to Setup on destination clock CLK
468      -----+-----+-----+-----+-----+
469              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
470      Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
471      -----+-----+-----+-----+-----+
472      CLK          |   4.558|           |           |
473      -----+-----+-----+-----+-----+
474
475      =====
476
477
478      Total REAL time to Xst completion: 6.00 secs
479      Total CPU time to Xst completion: 5.04 secs
480
481      -->
482
483
484      Total memory usage is 484704 kilobytes
485
486      Number of errors   :    0 (    0 filtered)
487      Number of warnings :    2 (    0 filtered)
488      Number of infos    :    1 (    0 filtered)

```

And from the design summary report, I could see the Macro Statistics section about the number of different logic gates in my design. And I can check how my program performs through the report.

Conclusion

This project is more harder than the last two projects. The module design is complex. How to design a FSM and apply to a real life system is a challenge but it is also useful.

In this project, I designed and implemented the Vending Machine, Final State Machine according to the behavior in the project manuscript. To correctly implement this, I first draw the FSM diagram to help me to have the clear idea that what output should be in each state and how to transit to a different state.

One of the major difficulty I encountered in this lab was to incorporate a counter in order to keep track of whether 5 cycles has passed. I dealt with this by experimenting my code on a smaller, simpler module in order to see how to correctly use different signal within my module to signal counter to start counting and to detect output of the counter.